Beruflich Dokumente
Kultur Dokumente
EC 705
VII
Index
S No. 1. Experiment Name Date Sign Remark
Design of inverter using microwind and observe the waveform. Design of NAND using microwind and observe the waveform. Design of NOR using microwind and observe the waveform. Design of AND using microwind and observe the waveform. Design of OR using microwind and observe the waveform. Design of XOR using microwind and observe the waveform. Design of XNOR using microwind and observe the waveform. Design of Full adder using microwind and observe the waveform. Design of Boolean Expression using microwind and observe the waveform. Vout = [(A + B) * C + (DE)] Design of Boolean Expression using microwind and observe the waveform. Vout = [(A*Bbar+ B*Abar) * (C + D)*CD)]
2.
3.
4.
5.
6.
7.
8.
9.
10.
VLSI Design
EC 705
VII
Experiment No.1
Aim- Design of inverter using microwind and observe the waveform. Software required- Microwind 3.0 Theory- In digital logic, an inverter or NOT gate is a logic gate which implements logical negation. An inverter circuit outputs a voltage representing the opposite logic-level to its input. Inverters can be constructed using two complimentary transistors in a CMOS configuration. This configuration greatly reduces power consumption since one of the transistors is always off in both logic states. Processing speed can also be improved due to the relatively low resistance compared to the NMOS-only or PMOS-only type devices. Truth table of NOT Gate: Traditional NOT Gate logic symbol:
Result-
VLSI Design
EC 705
VII
2.
3.
4.
5.
VLSI Design
EC 705
VII
6.
7.
8. gate)?
How do you convert a XOR gate into a buffer (Use only one XOR
9.
How do you convert a XOR gate into an inverter(Use only one XOR gate)?
10.
VLSI Design
EC 705
VII
Experiment No.2
Aim- Design of NAND using microwind and observe the waveform. Software required- Microwind 3.0 Theory- The NAND gate is a digital logic gate that behaves in such a way that when A LOW output results only if both the inputs to the gate are HIGH. If one or both inputs are LOW, a HIGH output results. The NAND gate is a universal gate in the sense that any Boolean function can be implemented by NAND gates. Truth table of NAND Gate: Traditional NAND Gate Logic symbol:
Result-
VLSI Design
EC 705
VII
4. What is etching?
VLSI Design
EC 705
VII
VLSI Design
EC 705
VII
Experiment No.3
Aim- Design of NOR using microwind and observe the waveform. Software required- Microwind 3.0 Theory- The NOR gate is a digital logic gate that implements logical NOR. A HIGH output (1) results if both the inputs to the gate are LOW (0). If one or both input is HIGH (1), a LOW output (0) results. NOR is the result of the negation of the OR operator. NOR is a functionally complete operation -- combinations of NOR gates can be combined to generate any other logical function. By contrast, the OR operator is monotonic as it can only change LOW to HIGH but not vice versa. Traditional NOR Gate logic symbol: Truth table for NOR Gate:
Result-
VLSI Design
EC 705
VII
2.
3.
What are the different conditions for MOSFET to operate in cutoff, depletion and saturation?
4.
5.
VLSI Design
EC 705
VII
6.
What is CAD?
7.
What is EDA?
8.
What is an ASIC?
9.
What is Microwind?
10.
10
VLSI Design
EC 705
VII
Experiment No.4
Aim- Design of AND using microwind and observe the waveform. Software required- Microwind 3.0 Theory- The AND gate is a digital logic gate that implements logical conjunction. A HIGH output (1) results only if both the inputs to the AND gate are HIGH (1). If neither or only one input to the AND gate is HIGH, a LOW output results. In another sense, the function of AND effectively finds the minimum between two binary digits, just as the OR function finds the maximum. Traditional AND Gate logic symbol: Truth table for AND Gate:
Result-
11
VLSI Design
EC 705
VII
2. Write down the equation for Ids in cutoff, depletion and saturation?
4. Why does the present VLSI circuits use MOSFETs instead of BJTs?
5. Why does the present VLSI circuits use MOSFETs instead of BJTs?
12
VLSI Design
EC 705
VII
10.In CMOS digital design, why is the size of PMOS is generally higher than that of the NMOS?
13
VLSI Design
EC 705
VII
Experiment No.5
Aim- Design of OR using microwind and observe the waveform. Software required- Microwind 3.0 Theory- The OR gate is a digital logic gate that implements logical disjunction. A HIGH output (1) results if one or both the inputs to the gate are HIGH (1). If neither input is HIGH, a LOW output (0) results. In another sense, the function of OR effectively finds the maximum between two binary digits, just as the complementary AND function finds the minimum. Traditional OR Gate logic symbol: Truth table of OR Gate:
CMOS OR Gate:
Result-
14
VLSI Design
EC 705
VII
2.
3.
4.
5.
15
VLSI Design
EC 705
VII
6.
7.
8.
9.
10.
16
VLSI Design
EC 705
VII
Experiment No.6
Aim- Design of XOR using microwind and observe the waveform. Software required- Microwind 3.0 Theory- The XOR gate (sometimes EOR gate) is a digital logic gate that implements exclusive disjunction. A HIGH output (1) results if one, and only one, of the inputs to the gate is HIGH (1). If both inputs are LOW (0) or both are HIGH (1), a LOW output (0) results. XOR gate is short for exclusive OR. This means that precisely one input must be 1 (true) for the output to be 1 (true). A way to remember XOR is "one or the other but not both." This function is addition modulo 2. As a result, XOR gates are used to implement binary addition in computers. Traditional ExOR Gate logic symbol: Truth table for ExOR Gate:
Result-
17
VLSI Design
EC 705
VII
5. Why is the size of inverters in buffer design gradually increased? Why not give the output of a circuit to one large inverter?
18
VLSI Design
EC 705
VII
6. What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus?
8. Why is the number of gate inputs to CMOS gates (e.g. NAND or NOR gates)usually limited to four?
9. What are static and dynamic power dissipation w.r.t to CMOS gate?
10.Which is fastest among the following technologies: CMOS, BiCMOS, TTL, ECL?
19
VLSI Design
EC 705
VII
Experiment No.7
Aim- Design of XNOR using microwind and observe the waveform. Software required- Microwind 3.0 Theory- The XNOR gate (sometimes spelled 'exnor') is a digital logic gate whose function is the inverse of the exclusive OR (XOR) gate. The two-input version implements logical equality. A HIGH output (1) results if both of the inputs to the gate are the same. If one but not both inputs are HIGH (1), a LOW output (0) results. Truth table for Exnor Gate: Traditional Exnor Gate logic symbol
Result-
20
VLSI Design
EC 705
VII
4. What is Scaling?
21
VLSI Design
EC 705
VII
6. What should be done to the size of a pMOS transistor inorder to increase its threshold voltage?
7. Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes (a) with increasing Vgs (b) considering Channel Length Modulation.
22
VLSI Design
EC 705
VII
Experiment No.8
Aim- Design of Full adder using microwind and observe the waveform. Software required- Microwind 3.0 Theory- An adder or summer is a digital circuit that performs addition of numbers. A full adder is capable of adding three bits: two bits and one carry bit of earlier calculation. It has three inputs - A, B, and carry C, such that multiple full adders can be used to add larger numbers. Full Adder circuit diagram: Truth table for full adder:
Result-
23
VLSI Design
EC 705
VII
Viva Questions
1.
2.
3.
4.
5.
24
VLSI Design
EC 705
VII
6.
Why is static power dissipation very low in CMOS technology when compared to others?
7.
Why are pMOS transistor networks generally used to produce high signals, while nMOS networks are used to product low signals?
8.
9.
10.
Design a Transmission Gate based XOR. Now, how do you convert it to XNOR (without inverting the output)?
25
VLSI Design
EC 705
VII
Experiment No.9
Aim- Design of Boolean Expression using microwind and observe the waveform. Vout = [(A + B) * C + (DE)] Software required- Microwind 3.0 Theory- An Euler path in a graph is a path which traverses each edge of the graph exactly once. An Euler path which is a cycle is called an Euler cycle. For loopless graphs without isolated vertices, the existence of an Euler path implies the connectedness of the graph, since traversing every edge of such a graph requires visiting each vertex at least once. A connected graph has an Euler path if it has exactly zero or two vertices of odd degree. If every vertex has even degree, the graph has an Euler cycle. CMOS Circuit Diagram:
Eulers Path:
26
VLSI Design
EC 705
VII
Result-
27
VLSI Design
EC 705
VII
2.
3.
4. codes?
What are the color codes used in layout? what is the need of color
5.
28
VLSI Design
EC 705
VII
6.
7.
8.
In CMOS digital design, why is the size of PMOS is generally higher than that of the NMOS?
9.
10.
29
VLSI Design
EC 705
VII
Experiment No.10
Aim- Design of Boolean Expression using microwind and observe the waveform. Vout = [(A*Bbar+ B*Abar) * (C + D)*CD)] Software required- Microwind 3.0 Theory- An Euler path in a graph is a path which traverses each edge of the graph exactly once. An Euler path which is a cycle is called an Euler cycle. For loopless graphs without isolated vertices, the existence of an Euler path implies the connectedness of the graph, since traversing every edge of such a graph requires visiting each vertex at least once. A connected graph has an Euler path if it has exactly zero or two vertices of odd degree. If every vertex has even degree, the graph has an Euler cycle. CMOS Circuit Diagram:
Eulers Path:
30
EC 705
VII
Result-
31
VLSI Design
EC 705
VII
Viva Questions
1.
2.
3.
4.
What is SPICE?
5.
32
VLSI Design
EC 705
VII
6.
7.
8.
What is yield?
9.
10.
33