Sie sind auf Seite 1von 14
N N N N E E E E H H H H S S S
N
N
N
N
E
E E
E
H
H
H
H
S
S
S
S

深圳市天微电子有限公司

ZH

ZH

ZH

ZH

E

E

E

E

NTI

TI

N

N

N

TI

TI

T

T

T

T

A

A

A

A

NM

M

N

N

N

M

M

I

I

I

I

C

C

C

C

R

R

R

R

O

O

O

O

E

E

E

E

L

L

L

L

E

E

E

E

C

C

C

C

T

T

T

T

R

R

R

R

O

O

O

O

N

N

N

N

I

I

I

I

C

C

C

C

S

S

S

S

C

C

C

C

O

O

O

O

.

.

.

.

,

,

,

,

L

L

L

L

T

T

T

T

D

D

D

D

.

.

.

.

8 8 8 8 2 2 2 2 6 6 6 6 1 1 1
8
8
8
8
2
2
2
2
6
6
6
6
1
1
1
1
TM
TM
ERTM
TM
ER
ER
ER
V
V
V
V
DRI
DRI
DRI
DRI
LED
LED
LED
LED

DESCRIPTION

DESCRIPTION

DESCRIPTION

DESCRIPTION

TM1628

is

an

LED

Controller

driven

on

1/7 a

to

1/8

duty

factor.

Eleven

seg

m

ent

output

l

i

nes,

six

grid

output

l

i

nes,

segment/gr 1

i

d

output

lines,

one

Housed

crocomputer. i m

single

display

chip

m

e

m

o

to

build

ry,

control

a

high

Serial

data

SO

circuit,

Package,

key

scan

1628

circuit

pin

via

a

device

are

all

incorporated

a

single

into

a

l

y

reliable

is

fed

to

T

M

TM1628

peripheral

three-line

for

chip

serial

interface.

in

a

28-pin

assignments

and

application

circuit

are

opti

m

ized

for

easy

PCB

Layout

and

cost

saving

advantages.

FEATURES

FEATURES

FEATURES

FEATURES

CMOS •

Technology

Low •

Power

Consu

m

ption

Key

Multiple

Display

(8

Scanning

Modes

(12

x

2

Matrix)

se

g

m

ent,

6

Grid

to

11

se

g

m

ent,

7

Grid)

Dimming •

8-Step

Circuitry

Serial

Interface •

for

Clock,

Data

Input/Output,

Strobe

Pins

Available

in

28-pin,

APPLICATION

APPLICATION

APPLICATION

APPLICATION

SOP

Package

1 m o ec.c m n a tit . w ww : b e W
1
m
o
ec.c
m
n
a
tit
.
w
ww
b
e
W
86-755-86185093
Fax
185092
6
86-755-8
l
e
T
n
e
h
z
Park,Shen
l
a
dustri
n
I
ch
e
T
rk,High-
a
P
e
r
a
w
t
f
So
2,
oad
R
Central
eji
K
No.4,
,Bldg.
F
2,5/
2
5
Add
GND
K2VDD
K1
GR1
GR2
ory
m
Me
GR3
Matrix
Key
GR4
GR5
GR6
SG12/GR7
eration
n
Ge
1 1
SG
ng
i
m
i
T
OSC
RC
SG10
DRIVER
SG9
GRID
SG8/KS8
SG7/KS7
OUTPUT
ory
m
Me
SG6/KS6
KEYSCAN
lay
p
Dis
SG5/KS5
erface
t
in
SG4/KS4
STB
SG3/KS3
DRIVER
Data
SCLK
SG2/KS2
SEGMENT
Control
Serial
DI/O
SG1/KS1
DIAGRAM
DIAGRAM
DIAGRAM
DIAGRAM
BLOCK
BLOCK
BLOCK
BLOCK
set
mbi
o
C
set
VCR
Device
Peripheral
puter
m
Micro-co
N N N N E E E E H H H H S S S
N
N
N
N
E
E E
E
H
H
H
H
S
S
S
S

深圳市天微电子有限公司

ZH

ZH

ZH

ZH

E

E

E

E

TI

NTI

N

N

N

TI

TI

T

T

T

T

A

A

A

A

NM

M

N

N

N

M

M

I

I

I

I

C

C

C

C

R

R

R

R

O

O

O

O

E

E

E

E

L

L

L

L

E

E

E

E

C

C

C

C

T

T

T

T

R

R

R

R

O

O

O

O

N

N

N

N

I

I

I

I

C

C

C

C

S

S

S

S

C

C

C

C

O

O

O

O

.

.

.

.

,

,

,

,

L

L

L

L

T

T

T

T

D

D

D

D

.

.

.

.

PIN

PIN

PIN

PIN

PIN

PIN

PIN

PIN

CONFIGURATION

CONFIGURATION

CONFIGURATION

CONFIGURATION

SG7/KS7

SG6/KS6

SG5/KS5

SG4/KS4

SG3/KS3

SG2/KS2

SG1/KS1

VDD

K2

K1

STB

SCLK

DIO

NC

128

128

2

TM1

TM1

TM1

TM1

6

6

6

6

28

28

28

28

27

326

425

524

623

722

821

920

1

019

1

118

1

217

1

316

1

415

DESCRIPTION

DESCRIPTION

DESCRIPTION

DESCRIPTION

SEG8/KS8

SEG9

SEG10

SEG12/GRID7

SEG13/GRID6

SEG14/GRID5

VDD

GND

GRID4

GRID3

GND

GRID2

GRID1

GND

 

Pin

Name

I/O

 

Description

   

Pin

No.

 
 

DIO

 

I/O

 

Data

Input

Output

Pin

   

2

 

(

N-Channel

,

Open-Drain)

This

pin

   
 

outputs

serial

data

at

the

falling

edge

of

the

shift

clock.

This

pin

inputs

serial

data

 

at

the

rising

edge

of

the

shift

clock

 

(st

a

rting

f

rom

the

lower

bit)

 
 

SCLK

 

I

 

Clock

Input

Pin

 

3

   

This

pin

reads

serial

data

at

the

rising

   

edge

and

outputs

data

at

the

falling

edge.

 

STB

 

I

 

The

in

Serial

data

p

ut

Interface

a

f

ter

the

Stro

b

STB

e

Pin

has

f

allen

is

 

4

 

processed

as

a

com

m

and.

W

hen

t

his

pin

 
 

is

"HIGH",

CLK

is

ignored.

 

K

1

K2

 

I

 

Key

Data

Input

Pins

 

5

6

   

The

data

sent

to

these

pins

are

latched

 

at

 

the

end

of

the

display

cycle.(Internal

 

Pull-Low

Resist

o

r)

 
 

GND

 

-

 

Ground

Pin

   

22

25

28

 

SEG1-SEG8

O

 

Seg

m

ent

Output

Pins

(p

-

channel,

open

 

8-15

 
   

drain)

Also

acts

as

the

K

ey

Source

   
 

SEG9-SEG

1

0

O

 

Seg

m

ent

Output

pins

(P-Channel,

open

 

16

17

   

drain)

 
 

SG12-SEG14

O

 

Seg

m

ent/Grid

Output

Pins

   

18-20

 
 

VDD

 

-

 

Power

Supply

   

21

 
 

GRID1-GR

I

D

4

O

 

Grid

Output

Pins

23

24

26

27

 

1

   

No

Connection

   

1

Add

 

5

2

2,5/

F

,Bldg.

No.4,

K

eji

Central

R

oad

2,

So

f

t

w

a

r

e

P

a

rk,High-

T

e

ch

I

n

dustri

a

l

Park,Shen

z

h

e

n

 

T

e

l

86-755-8

6

185092

Fax

86-755-86185093

   

W

e

b

ww

w

.

tit

n

a

m

o

m

 

2

N N N N E E E E H H H H S S S
N
N
N
N
E
E
E
E
H
H
H
H
S
S
S
S

深圳市天微电子有限公司

ZH

ZH

ZH

ZH

E

E

E

E

TI

NTI

N

N

N

TI

TI

T

T

T

T

A

A

A

A

M

NM

N

N

N

M

M

I

I

I

I

C

C

C

C

R

R

R

R

O

O

O

O

E

E

E

E

L

L

L

L

E

E

E

E

C

C

C

C

T

T

T

T

R

R

R

R

O

O

O

O

N

N

N

N

I

I

I

I

C

C

C

C

S

S

S

S

C

C

C

C

O

O

O

O

.

.

.

.

,

,

,

,

L

L

L

L

T

T

T

T

D

D

D

D

.

.

.

.

FUNC

FUNC

FUNC

FUNC

COM

COM

COM

COM

M

M

M

M

T

T

T

T

IONAL

IONAL

IONAL

IONAL

ANDS

ANDS

ANDS

ANDS

DESCRIPTION

DESCRIPTION

DESCRIPTION

DESCRIPTION

A

command

is

the

first

byte

(b0

to

b7)

inputted

to

TM1628

via

the

DIN

Pin

after

STB

Pin

has

changed

from

HIGH

to

LOW

State.

If

for

so

m

e

reason

the

STB

Pin

is

set

to

HIGH

while

d

a

ta

or

c

o

mmands

are

b

e

ing

trans

m

itted,

trans

the

serial

m

com

are

m

unication

considered

is

initialized,

invalid.

itted

and

the

data/commands

being

Command

Command

Command

Command

1:

1:

1:

1:

Display

Display

Display

Display

Mode

Mode

Mode

Mode

Setting

Setting

Setting

Setting

TM1628

provides

2

display

mode

settings

Commands

Commands

Commands

Commands

as

shown

in

the

diagram

below:

As

stated

earlier

o c a

m

and m

is

the

first

one

byte

(b0

to

b7)

trans

m

itted

to

TM1628

via

the

 

DIN

Pin

when

STB

is

LOW.

However,

for

these

commands,

the

bit

3

to

b

i

t

6

(b2

to

b5)

are

ignored,

bit

7

&

bit

8

(b6

to

b7)

are

given

a

value

of

0.

 

The

Display

Mode

Setting

Commands

deter

m

ine

the

nu

m

ber

of

 

seg

m

ents

and

grids

t

o

be

used

(12

to

11

s

e

gments,

6

to

7

grids).

A

display

 

command

ON

m

st u

be

executed

in

order

resume to

display.

If

the

same

m

ode

setting

is

selected,

no

command

e

x

ecution

is

take

place,

therefore,

nothing

happens.

When

Power

i

s

turned

ON,

the

7-grid

,

11-segment

mo

d

e

s

is

selec

t

ed.

 

M

S

BL

S

B

0

0

-

-

-

-

b1

b0

   

No

Relevant

     

Com

Com

Com

Com

m

m

m

m

and

and

and

and

2:

2:

2:

2:

Data

Data

Data

Data

The

Da

t

a

Setting

Sett

Sett

Sett

Sett

in

in

in

in

g

g

g

g

Com

Com

Com

Com

m

m

m

m

an

an

an

an

d

d

d

d

s

s

s

s

Commands

executes

the

Display

Mode

10

11

:

:

6

7

s

Grids,

Grid

,

11

12

Segments

Settings

Segm

e

nts

Data

Write

or

Data

Read

Modes

for

TM1628.

The

data

Setting

Comm

a

nd,

the

bits

5

and

6

(b4,

b5)

are

ignored,

b

i

t

7

(b6)

is

given

the

value

of

1

while

bit

8

(b7)

is

g

i

ven

the

value

of

0.

Please

refer

to

the

diagram

below.

 
 

When

power

is

turned

ON,

bit

4

to

bit

1

(b3

to

b0)

are

given

the

value

of

0.

Add

 

5

2

2,5/

F

,Bldg.

No.4,

K

eji

Central

R

oad

2,

So

f

t

w

a

r

e

P

a

rk,High-

T

e

ch

I

n

dustri

a

l

Park,Shen

z

h

e

n

T

e

l

86-755-8

6

185092

 

Fax

86-755-86185093

 

W

e

b

ww

w

.

tit

n

a

m

o

m

3

READING

SEQU

E

N

C

E

N N N N E E E E H H H H S S S
N
N
N
N
E
E E
E
H
H
H
H
S
S
S
S

深圳市天微电子有限公司

ZH

ZH

ZH

ZH

E

E

E

E

NTI

TI

N

N

N

TI

TI

T

T

T

T

A

A

A

A

NM

M

N

N

N

M

M

I

I

I

I

C

C

C

C

R

R

R

R

O

O

O

O

E

E

E

E

L

L

L

L

E

E

E

E

C

C

C

C

T

T

T

T

R

R

R

R

O

O

O

O

N

N

N

N

I

I

I

I

C

C

C

C

S

S

S

S

C

C

C

C

O

O

O

O

.

.

.

.

,

,

,

,

L

L

L

L

T

T

T

T

D

D

D

D

.

.

.

.

BL S M

S

B

0

 

1

-

 

-

b3

 

b2

 

b1

b0

 
 

No

No

Relevant

         
 

Data

W

rite/Read

Mode

Settings

 

00

Write

Data :

to

DisplayMode

 

M

o

d

e

S

e

t

t

i

n

g:

10

Read

Key :

da

t

a

 

0:Nor

m

al

Opera

t

ion

 
   

1:

T

est

M

o

de

Address

Incr

em

ent

M

o

de

se

tt

i

ng

(Di

s

play

Mo

d

e):

   

0:

I

n

cre

m

ent

address

a

f

ter

da

ta

h

as

b

e

e

n

writt

e

n

 
 

1:

F

i

x

e

d

Add

r

ess

TM1628

KEY

KEY

KEY

KEY

MA

MA

MA

MA

TRIX

TRIX

TRIX

TRIX

&

&

&

&

KEY

KEY

KEY

KEY

INP

INP

INP

INP

U

U

U

U

T

T

T

T

DATA

DATA

DATA

DATA

STORAGE

STORAGE

STORAGE

STORAGE

RAM

RAM

RAM

RAM

TM1628

Key

Matrix

consists

of

8

x

2

array

as

 
         
         
   
         
         
         
 
         
         
         
 
 
         
         
   
         
         
         
 
         
         
         
 

SG

   

SG3/KS3

SG4/KS4

   

SG6/KS6

SG7/KS7

SG8/KS8

1

   

/KS1

SG2/KS2

 

SG5/KS5

 

entered

by

each

key

is

s

t

ored

as

follows

shown

below:

K1

K2

Each

data

and

read

by

a

READ

is

bit

Command,

 

starting

from

the

last

sign

i

fica

n

t

bit.

When

the

m

o

st

t

h

e

data

(b0)

has

been

read,

the

l

east

significant

bit

of

the

next

 

K1K2K1K

2

 

SG1/KS1

   

SG2/KS2

     

x

 

SG3/KS3

   

SG4/KS4

     

x

 

SG5/KS5

   

SG6/KS6

     

x

 

SG7/KS7

   

SG8/KS8

     

x

of

read.

significant

data

(b7)

b0b1b2b3b4b5b6b7

Note:

b6

and

Com

Com

Com

Com

m

m

m

m

and

and

and

and

b7

3:

3:

3:

3:

do

not

care.

A

A

A

A

d

d

d

d

dress

dress

dress

dress

Setti

Setti

Setti

Setti

n

n

n

n

g

g

g

g

C

C

C

C

o

o

o

o

mma

mma

mma

mma

n

n

n

n

ds

ds

ds

ds

Address

Setting

Commands

are

used

to

set

the

ad

d

r

ess

of

the

display

 

memory.

The

address

is

c

onsidered

valid

if

it

has

a

value

of

00H

to

0DH.

If

the

address

is

set

to

0EH

or

higher,

the

data

is

ignored

until

a

valid

address

is

Add

 

5

2

2,5/

F

,Bldg.

No.4,

K

eji

Central

R

oad

2,

So

f

t

w

a

r

e

P

a

rk,High-

T

e

ch

I

n

dustri

a

l

Park,Shen

z

h

e

n

T

e

l

86-755-8

6

185092

 

Fax

86-755-86185093

 

W

e

b

ww

w

.

tit

n

a

m

o

m

4

N N N N E E E E H H H H S S S
N
N
N
N
E E
E
E
H
H
H
H
S
S
S
S

深圳市天微电子有限公司

ZH

ZH

ZH

ZH

E

E

E

E

NTI

TI

N

N

N

TI

TI

T

T

T

T

A

A

A

A

NM

M

N

N

N

M

M

I

I

I

I

C

C

C

C

R

R

R

R

O

O

O

O

E

E

E

E

L

L

L

L

E

E

E

E

C

C

C

C

T

T

T

T

R

R

R

R

O

O

O

O

N

N

N

N

I