Sie sind auf Seite 1von 4

MALAVIYA NATIONAL INSTITUTE OF TECHNOLOGY JAIPUR

DEPARTMENT OF ELECTRICAL ENGINEERING


Tutorial Assignments
Programme & Semester
Course Code & Title
Course Coordinator
Syllabus Coverage
Assignment No. & Date
Submission Deadline

VI Sem. B. Tech. Electrical Engineering

EET 302(Operation and Control of Power Systems)


Dr. Kusum Verma, Assistant Professor, EED
Unit -I: Load Flow Analysis

Assignment-I (26.01.2015)

03.02.2015

Grading:
Student Name
Student ID No.
Submission Date
Grades Obtained

Course Coordinator

Assignment I
Q.1.Fig (a) shows the one-line diagram of a fourbus system. Redraw
the nominal equivalent circuit after lumping the shunt admittances
at the buses and assuming the mutual admittances between the buses
to be zero. Write the node-voltage equations at all the buses and
obtain the elements of the YBUS.

Q.2. Fig. shows the one-line diagram of a fourbus system. Table 1 gives
the line impedances identified by the buses on which these
terminate. The shunt admittance at all the buses is assumed to be
negligible.
(a) Find YBUS assuming that the line shown dotted is not connected.
(b)What modifications need to carried out in the YBUS if the dotted
line is connected to the system?

Line, bus to bus


1-2
1-3
2-3
2-4
3-4

Table 1
R, pu
0.05
0.10
0.15
0.10
0.05

X, pu
0.15
0.30
0.45
0.30
0.15

Q.3. The reactance diagram For the system is shown in the figure.
Use source transformation to obtain the admittance diagram for
the system. All the values are in pu. Obtain YBUS.

Q.4. Draw the per unit reactance diagram for the system shown
below. Choose 20MVA and 66kV as the base values.

Q.5. The one-line diagram of the system is shown having following


ratings:

Q.6.

Das könnte Ihnen auch gefallen