Digital system Design

(EEE3544)
Fall semester, 2013

Prof. Jaeseok Kim, Ph.D.

School of Electrical & Electronics Engineering
Yonsei University
jaekim@yonsei.ac.kr
Yonsei University

Digital System Design

Objectives of lecture
For junior or senior students,
A. Introduce digital system concept and design flow
B. Learn hardware description language(HDL) Verilog
C. Learn high-level & structurallevel design methods
of digital system using Verilog language
(including logic synthesis method)
D. Learn system implementation techniques
E. Understand design verification and testing methods
F. Perform a team project to implement an example of digital
system on FPGA kit

* Pre-requisite: Digital logic circuit (EEE2040)

Yonsei University

Digital System Design -2

Reference Books
Lecture notes:
(website://it_soc.yonsei.ac.kr)
2013 2
Digital System Design

Reference Book
Verilog HDL (2nd Edition), Samir palnitkar, PRENTICE HALL

Yonsei University

Digital System Design -3

Contents (Syllabus)
* Review of digital logic (Self-study)
1. Overview of digital system design
2. System-level design
3. Basics of Verilog HDL
4. Verilog behavioral-level design
5. Verilog data flow-level design
6. Verilog gate-level modeling
7. Functions, tasks, & UDPs
8. Useful modeling techniques
9. Advanced Verilog topics
10. Logic synthesis
11. Implementation techniques
12. Verification techniques
* Lab hours
Yonsei University

Digital System Design -4

Evaluation method of Grade

1) Midterm-exam : 25%
2) Final-exam : 25%
3) Team project report & presentation : 30%
- Project assignment after mid-term
- 2 students/team
- Final report and presentation (in English)
4) Homeworks : 15% (1 general + 3 programming homeworks)
5) Attendance : 5%
- 0 or 1 missing : 5 (full point)
- 2 missings : 4
- 3 missings : 3
- 4 missings : 2
- 5 missings : 1
- 6 or more : F
* Evaluation for () :
Yonsei University

Digital System Design -5

Basic requirements for lecture

Strong desire to learn a new concept &
to be an expert in this field at the best level
Dont cheat or copy other students report/exam/project!
Try to attend every class!

Yonsei University

Digital System Design 1-6

Contact information
Prof. Jaeseok Kim ()
- jaekim@yonsei.ac.kr
- Office: 2 621 (Tel: 2123-4018)
- Office hours : Mon. 1pm ~ 2pm
Wed. 3pm ~ 5pm
Teaching Assistants:
- (2123-3880, B703)
- (2123-3880, B703)

Yonsei University

Digital System Design 1-7