Experiment 9

J-K FLIP FLOP

OBJECTIVE
The student will be able to do the following:

a. Determine the logic operation of JK flip flops.

b. Connect and observe the state transition of JK as connected to the
clock generator circuit.
c. Design T flip flop from JK.
d. Analyze timing diagram of flip flops.

Flip-flop

Flip-flops (FFs) are devices used in the digital field for a variety of
purposes. When properly connected, flip-flops may be used to store data
temporarily, to multiply or divide, to count operations, or to receive and
transfer information.

Flip-flops are bistable multivibrators. The types used in digital

equipment are identified by the inputs. They may have from two up to five
inputs depending on the type. They are all common in one respect. They have
two, and only two, distinct output states. The outputs are normally labeled Q
and Q’ and should always be complementary. When Q = 1, then Q’ = 0 and
vice versa.

There are four types of flip flops. These are SR, D, JK and T. On this
experiment we will explore the operation of JK flip flop.

JK

JK flip flop is considered as the universal flip flop. When configured in

various ways, it is capable of operating like most other types of flip flops.

Figure 1. Clocked JK

Note that in a JK flip-flop, the letter J is for set and the letter K is for
clear. When logic 1 inputs are applied to both J and K simultaneously, the

Page 1 of 5
 flip-flop switches to its complement state, ie., if Q=1, it switches to Q=0 and
vice versa.

A clocked JK flip-flop is shown in Figure 1. Output Q is ANDed with

K and CP inputs so that the flip-flop is cleared during a clock pulse only if Q
was previously 1. Similarly, ouput Q' is ANDed with J and CP inputs so that
the flip-flop is set with a clock pulse only if Q' was previously 1.

Note that because of the feedback connection in the JK flip-flop, a CP signal

which remains a 1 (while J=K=1) after the outputs have been complemented
once will cause repeated and continuous transitions of the outputs. To avoid
this, the clock pulses must have a time duration less than the propagation
delay through the flip-flop. The restriction on the pulse width can be
eliminated with a master-slave or edge-triggered construction. The same
reasoning also applies to the T flip-flop.

T flip flop

Figure 2. T Flip flop

The T flip-flop is a single input version of the JK flip-flop. As shown

in Figure 2, the T flip-flop is obtained from the JK type if both inputs are tied
together. The output of the T flip-flop "toggles" with each clock pulse.

EQUIPMENT
Prototyping board (breadboard)
DC Power Supply 5V or 9V Battery
555 Timer circuit (complete)
LED (2)
Solid-core wire (gauge 22, 1 meter long)
Digital IC:
74LS73 JK Flip flop

Page 2 of 5
GRAPHICAL SYMBOL

Figure 3. 74LS73 PIN CONFIGURATION

FUNCTION TABLE

Input Output
CLR CLK J K Q Q'
L X X X L H
H ↓ L L Q0 Q 0'
H ↓ H L H L
H ↓ L H L H
H ↓ H H Toggle Toggle
H H X X Q0 Q 0'

Table 1. 74LS73 Function Table

PROCEDURE
1. Choose one set of flip-flop from IC 74LS73. Refer to figure 3 for pin set
configuration.

2. Connect the Vcc and ground of the IC.

3. Connect the two LEDs to the state Q and its complement state Q’.

4. Connect the timer circuit to the input CLK of the IC.

Page 3 of 5
5. Test and observe the output of the different input combinations of J and K.
Refer to the table 1 function table.

6. Based from what you have observed, continue plotting the highs and lows of
Q and Q’ to the timing diagram below:

Figure 4. JK Timing Diagram

7. Connect J and K together to form T flip-flop.

8. Fill-up the function table below:

Input Output
CLR CLK T Q Q'
L X X
H ↓ L
H ↓ H
H H X
Table 2. T Flip flop function table

Page 4 of 5
 9. Continue the given timing diagram below by plotting the output signals of Q
and Q’:

Figure 5. T Flip flop timing diagram

REFERENCES

Mano, M. and Kime, C. (2001). Logic and Computer Design Fundamentals (2nd
Edition Updated). Prentice-Hall International

http://wearcam.org/ece385/lectureflipflops/flipflops

http://electronics.howstuffworks.com

Concept by:

JERRY C. ESPERANZA
Copyright 2009

http://ThrivingAndLiving.blogspot.com

Page 5 of 5