Sie sind auf Seite 1von 2

VIKRAM VOLETI

Third Year Undergraduate Student Department of Electrical Engineering Indian Institute of Technology Kharagpur

vikramv.iitkgp@gmail.com +91 954 789 1949


D 203, Patel Hall, IIT Kharagpur, Kharagpur, India 721 302

EDUCATION
UNIVERSITY/ SCHOOL
Indian Institute of Technology Kharagpur, India FIITJEE Junior College, Hyderabad, India Brilliant Grammar High School, Hyderabad, India

DEGREE / BOARD
Dual Degree (B.Tech + M.Tech) in Electrical Engineering State Board for Intermediate Education (Class XII) SSC (Class X)

PERFORMANCE
CGPA: 8.31/10 at the end of 5 semesters [8.18, 8.2, 8.24, 8.22, 8.67] Aggregate: 92.1%

YEAR
2009 - Present

2009

Aggregate: 90.4%

2007

ACADEMIC PROJECT
Imperial College, London - Summer 2011: Circuits and Systems Group, Department of Electrical and
Electronics Engineering
Measurement of Intra-Die Power Variation in Sub-nm FPGAs under the guidance of Prof. Peter Cheung and Dr. Sumanta Chaudhuri Objective: To visualize the variation of power consumed in the different regions in an FPGA Outcome: Designed and successfully implemented an automated work-flow for the measurement of relative

power consumed by each cell in an FPGA


Process: Using Quartus, I designed an algorithm in TCL to select a region the size of one cell, and shift the selected

region cell by cell all across the FPGA. For each selected region, the power consumption is measured as the current across the proper pins on the starter board of the FPGA, using an oscilloscope. These measurements are transferred to a computer via a USB connection to the oscilloscope, and fed into MATLAB. Then I used MATLAB to plot a 3D graph of the power consumed by each cell relative to the maximum power, over a 2D area representing all the cells of the FPGA. Efforts were made to speed up the process of sampling the power consumed, and yet maintain accuracy, by suitably changing different settings in the oscilloscope. Since all 16 counters in one cell of an FPGA had to be activated to obtain measurable power, the proper code was written so as not to allow Quartus to optimize the circuit into one with only a single counter.

RELEVANT COURSES
Embedded Systems: Theory and Laboratory Control Systems Engineering: Theory and Laboratory Data Communication Networks Computer Architecture and Operating Systems: Theory Signals and Networks: Theory and Laboratory Power Electronics: Theory and Laboratory Analog Communications: Theory Digital Electronic Circuits: Theory and Laboratory Analog Electronic Circuits: Theory and Laboratory Power Systems: Theory and Laboratory Electrical Machines: Theory and Laboratory Measurements and Electronic Instruments: Theory and Laboratory Probability & Stochastic Processes: Theory Transform Calculus: Theory Programming and Data Structures: Theory and Laboratory Basic Electrical Technology: Theory and Laboratory

RELEVANT SKILLS
NI Labview OpelRT PSpice MATLAB Quartus, Xilinx Keil uVision Proteus AVR Studio Windows, Unix C, C++ Python MS Office Adobe CS3 Suite Google Sketchup CorelDRAW

KEY ACCOMPLISHMENTS
Qualified the Joint Entrance Examination in 2009 held by IIT with an All India Rank of 1330, in the top 0.3% of the country Awarded the Gold Medal and Merit Certificate for excellent academic performance in school in 2006 Represented my school in Quiz competition in Hyderabad Youth Summit 2006 Conferred Flyers in the English for Speakers of Other Languages examination held by University of Cambridge in 2005 Awarded the Certificate of Appreciation by Vishwabharathy Foundation for excellent performance shown in the C. V. Raman Council of Education Awards in a state level talent test in 2005 Qualified for the Finals of the 14th Geomap Quiz 2004 Acquired 99.6 percentile in XVII Science Talent Search Examination in 2004

POSITIONS OF RESPONSIBILITY
General Secretary [Treasury], Department of Electrical Engineering, IIT Kharagpur Governor, the English Technology Dramatics Society of IIT Kharagpur Captain, Inter-Hall Whats the Good Word, Patel Hall of Residence Member of the Design Team of Kshitij 2011, IIT Kharagpurs Techno-management fest Deputy Leader of the Newsletter group of National Service Scheme, IIT Kharagpur 2011 Present 2011 Present 2011 Present 2010 2011 2010 2011

EXTRA CURRICULAR ACTIVITIES


Finalist in VERTIGO, a manual robotics competition in Kshitij 2012, involving the ideation and manufacture of a robot capable of traversing along zip-lines, and changing between lines Awarded the Best Fresher Volunteer Award for enthusiastic participation in various activities in my hostel Member of the English Dramatics Society of IIT Kharagpur [Governor for 2011 2012] o Represented IIT Kharagpur in Antaragni 09, the cultural fest of IIT Kanpur, and also in Carpe Diem 09, the cultural fest of IIM Calcutta Won the Best Actor Award in Open IIT Dramatics competition Volunteer at National Service Scheme, IIT Kharagpur, a nation-wide government-funded organization that promotes voluntary social service o Also part of the Newsletter team that designs and publishes a regular newsletter that informs people of the various activities undertaken by NSS. Reporter for Awaaz, the campus Hindi newspaper of IIT Kharagpur Designs for banners were selected for Alumni Meet 2011, IIT Kharagpur Member of the Inter-Hostel teams for Case Study, Debate, Ad Design, Quiz, Vocals, Music and Dramatics 2012 2011 Since 2009

2010 Since 2010

2010 2011 2011 Since 2009

REFERENCES
Prof. Peter Cheung [Head of Department; Research Group: Circuits and Systems], Imperial College, London Email: p.cheung@imperial.ac.uk Phone: +44 (0)207 594 6200

Prof. Gautam Saha [Associate Professor, Electronics & Electrical Communication Engineering], Indian Institute of Technology Kharagpur Email: gsaha@ece.iitkgp.ernet.in Phone: +91 3222 283556

Das könnte Ihnen auch gefallen