Sie sind auf Seite 1von 20
MITSUBISHI ELECTRIC MITSUBISHI DIGITAL ELECTRONICS AMERICA, INC. Projection Television Technical Training T ECHNICAL

MITSUBISHI ELECTRIC

MITSUBISHI DIGITAL ELECTRONICS AMERICA, INC.

Projection Television Technical Training

T ECHNICAL

RAINING

2001

VZ9 VZ9 Chassis Chassis
VZ9 VZ9
Chassis Chassis

Circuit Descriptions

Block Diagrams

Models:

VS-45609 VS-50609 VS-55609 VS-60609 VS-60719 VS-70709

www.mitsubishi-tv.com

VZ9 Chassis Technical Training Table of Contents

Introduction

i

Chapter 1 -- Power Supply

1-1

Chapter 2 -- Video/Color Circuitry

2-1

Chapter 3 -- Convergence Circuitry

3-1

Copyright © 2001 Mitsubishi Digital Electronics America, Inc. All Rights Reserved

VZ9 Chassis Technical Training

Introduction

VZ9 Chassis Technical Training Introduction There are two versions of the VZ9 chassis, VZ9 and VZ9+.

There are two versions of the VZ9 chassis, VZ9 and VZ9+. The models using each chassis type are listed above. The main circuitry difference between the two chassis types is that the VZ9+ models incorporate System 4, for controlling Home Theater setups.

The VZ9 chassis is similar in many respects to the VZ7 and VZ8 chassis. This manual will explain the major feature and circuitry differences. For the areas that are relatively the same, refer to the VZ7 or VZ8 Training Manual.

One difference is illustrated in Figure 1. A different cable connector is used to connect the PCB-SIGNAL to the PCB- CRTs. It is physically smaller than those previously used. This enables the cable wiring to be shielded, reducing chances of radiation.

To insure proper connection the connectors have a lock. Press- ing and holding the tab indicated in Figure 1 releases the lock so the cable can be unplugged. DO NOT try an unplug the cables without releasing the lock, the leads may be pulled from the connector.

i

VZ9 Chassis

VS-45609

VS-50609

VS-55609

VS-60609

VZ9+ Chassis

VS-60719

VS-70709

leads may be pulled from the connector. i VZ9 Chassis VS-45609 VS-50609 VS-55609 VS-60609 VZ9+ Chassis

VZ9 Chassis Technical Training

VZ9 Chassis Technical Training Figure 2 illustrates another difference in the VZ9 chassis. There is no

Figure 2 illustrates another difference in the VZ9 chassis. There is no POP (picture outside of pic- ture) mode in the VZ9. Although different from other chassis, single PIP insert, and multiple (strobe) in- serts are still available in the PIP function.

The Direction Buttons move a single insert any place on the screen. The PIP Size Button selects the size of the insert. There are five insert sizes are possible, 1/4, 1/6, 1/9, 1/12 or 1/16 the size of the main pic- ture.

There are two strobe (multiple insert) modes, 4 in- serts or 11 inserts. In either strobe mode, the TV scans through channels displaying an insert for each

channel. Only the current channel insert is live, pre- vious channel inserts are still pictures.

In the 4 insert mode, the user can move the inserts to the top, bottom, left side or right side of the screen. Figure 2 illustrates the 4 insert mode with the inserts at the top of the screen.

In the 11 insert mode the inserts are at the top and left side of the screen, as shown in Figure 2. The position of the 11 inserts cannot be changed.

The Service Menu Codes have also changed for the VZ9 Chassis. Table 1 lists the Menu Codes for all recent Mitsubishi Chassis.

   

CHASSIS

 

VZ5 - VZ6 - V15

VZ7 - VZ8 - V16

V17

VZ9 - V18 - V19

Option Menu

1-3-7-0

1-2-7-0

8-2-7-0

0-1-7-0

Adjustment Mode

2-3-5-7

1-2-5-7

8-2-5-7

0-1-5-7

Convergence Mode

2-3-5-9<6><5><4>

1-2-5-9<6><5><4>

8-2-5-9<6><5><4>

0-1-5-9<6><5><4>

Table 1

ii

VZ9 Chassis Technical Training

Chapter 1 Power Supply

VZ9 Chassis Technical Training Chapter 1 Power Supply Last month’s Expander described the Video/Color circuitry

Last month’s Expander described the Video/Color circuitry changes in the VZ9 chassis. This month’s article covers changes in the VZ9 Power Supply and Convergence Circuitry. Although the circuits are similar to that in the VZ7 and VZ8 chassis, there are differences.

Power Supply

The above illustration shows a Simplified Block Dia- gram of the VZ9 Power Supply circuitry. Two bridge

rectifiers are used, D952 and D951.

D952 is the

source for Standby Supplies, and D951 the source for Switched Supplies. Although D951 is only used when the set is switched On, it is connected directly to the AC line and outputs approximately 170 volts as long as the set is plugged in.

Transformer T952 provides isolation for the Standby Supplies. D952 generates a STBY 14V supply. The STBY 14V supplies three circuits:

1) A 9 Volt Regulator generating STBY 9V. 2) A 5 Volt Regulator generating STBY 5V. 3) Provides power for the ON/OFF circuitry.

VZ9 Chassis Technical Training

VZ9 Chassis Technical Training The ON/OFF circuitry also receives Start Up volt- age from the half
VZ9 Chassis Technical Training The ON/OFF circuitry also receives Start Up volt- age from the half
VZ9 Chassis Technical Training The ON/OFF circuitry also receives Start Up volt- age from the half
VZ9 Chassis Technical Training The ON/OFF circuitry also receives Start Up volt- age from the half

The ON/OFF circuitry also receives Start Up volt- age from the half wave rectification at one of the AC inputs of D951. When the set is switched On, the ON/OFF circuitry directs the Start Up voltage to a Switch Mode Regulator, the source of all Switched Supplies.

T951 provides isolation for the Switched Supplies

generated at the secondary windings of the trans-

Four Switched supplies are generated by

former.

rectifying the signals from the secondary windings:

• SW 4.5V

• AUDIO 18V

• SW 130V

SW 12V

Standby Supplies Figure 1 illustrates the Standby Supply circuitry in more detail. The Standby 9 Volt and 5 Volt Regula- tors are located on PCB-SIGNAL and are conven- tional Regulator ICs.

Switch Supplies Regulator Figure 2 shows the Switched Supplies Regulator and the ON/OFF circuitry. IC951 is a Switch Mode Regu- lator generating drive for T951 and the secondary winding supplies. The operation of IC951 is basi- cally the same as Switch Mode Regulators used in previous chassis, requiring:

1) 170 VDC at the Drain output, pin 3. 2) 16 Volts at pin 4 to Start the internal oscilla- tor. 3) Feedback from a secondary supply for regulation.

2

ON/OFF Circuitry As stated earlier, the Start Up voltage source is from one AC input of D951. The voltage is directed through R964 to the collector of Q9A79 and the collector of the Photo Transistor in PC952. When the set is switched On, the P-ON1 line from the Con- trol Circuitry goes High. The High drives Q980 into conduction, lighting the LED in PC952. Light from the LED:

1) Turns the Photo Transistor On. 2) Which turns ON Q9A79. 3) Q9A79 supplies Start Up voltage to pin 4 of

IC951.

As in previous Switch Mode Regulators, the voltage at pin 4 drops when the oscillator starts. If it drops below 11.5 volts the oscillator shuts down. To pre- vent shut down, D955 rectifies the signal from the secondary winding at pin 3 of T951 and adds to the Start Up voltage at the Collector of Q9A79. The signal from pin 3 of T951 is also directed to the FB input at pin 1 of IC951, stabilizing oscillation.

Regulation requires a sample from a secondary sup- ply compared to a reference, and any error fed back to the FB input of IC951. When the oscillator ini- tially starts, the SW 12V supply from D972 is di- rected to the emitter and base of Q972. The emitter is clamped to 6.3 volts by zener diode D976, which serves as a reference. The voltage at the base of Q972 determines how hard the transistor conducts.

The output of Q972 controls the LED in PC951, which control the internal Photo Transistor and the

VZ9 Chassis Technical Training
VZ9 Chassis Technical Training
VZ9 Chassis Technical Training amount of feedback to pin 1 of IC951. The amount of feedback

amount of feedback to pin 1 of IC951. The amount of feedback determines the duty cycle of the driving signal from pin 3. The duty cycle is adjusted to cor- rect any error at the SW 12V supply. The 12V sup- ply is only monitored for regulation during the initial start up of the oscillator.

There are two "On" commands in the VZ9 chassis P-ON1 and P-ON2. P-ON1 provides the initial Start Up voltage and starts the oscillator. P-ON2 is de- layed slightly and:

1) Closes ON/OFF Relay K903. 2) Changes the supply monitored for regulation from the SW 12V to the 130V supply.

During initial start up the P-ON2 line remains Low. The Low holds Q971 is Off and K903 is open, dis- abling the 130V and Audio supplies. The Low on

the P-ON2 line, through D978, also holds Q973 Off, allowing Q972 to conduct.

When P-ON2 goes High, Q971 conducts closing K903. This enables the AUDIO 18V and SW 130V supplies. The High on P-ON2 also reverse biases D978, allowing the base of Q973 to go positive from the 130V supply. When Q973 conducts it turns Q972 Off, removing the SW 12V supply as the monitored source.

The 130V supply becomes the monitored source. It is compared to an internal reference in IC952 and correction voltage from pin 3 controls the LED in PC951. The delayed activation of the 130V and AUDIO supplies reduces the load on IC951 during initial start up.

3

VZ9 Chassis Technical Training

VZ9 Chassis Technical Training Switched Supplies 130V, 18V and 12V are not the only Switched Sup-
VZ9 Chassis Technical Training Switched Supplies 130V, 18V and 12V are not the only Switched Sup-

Switched Supplies 130V, 18V and 12V are not the only Switched Sup- plies required. Figure 3 illustrates the source of the various switched supplies. A Switched 4.5 Volt sup- ply is generated by rectifying the signal from pin 20 of T951. The 4.5V supplies power for IC2P20, a 3.3V Regulator on PCB-SIGNAL. The output of IC2P20 supplies the 3DYC and PIP circuits.

4

A second 3.3V Regulator, IC805, is powered from the SW 12V supply, and supplies power to the Con- vergence Waveform Generator.

The SW 12V supply, is also the source for SW 9V and SW 5V supplies. IC936 is the SW 9V Regula- tor and IC935 the SW 5V Regulator.

VZ9 Chassis Technical Training

VZ9 Chassis Technical Training Deflection Generated Supplies Besides HV, Focus and CRT Screen voltage, the de-
VZ9 Chassis Technical Training Deflection Generated Supplies Besides HV, Focus and CRT Screen voltage, the de-

Deflection Generated Supplies Besides HV, Focus and CRT Screen voltage, the de- flection circuitry also generates:

• +24V and –24V Supplies for the Conver- gence circuitry.

• A 34V Supply for the Vertical Output IC

• A 230V Supply for the RGB CRT Drive Amplifiers

• CRT filament voltage.

5

Figure 4 shows the source of each of these supplies. The secondary windings of T519, in the collector circuit of the Horizontal Output Transistor, are the sources for +24V, -24V and CRT filament supplies. The plus and minus 24 volt supplies power to the Convergence Output circuitry, and are the source for the +9V and -9V supplies. Rectification of the sig- nals from pins 7 and 6 of the Flyback produces the 230V and 34V supplies. The 230V supplies power to the CRT RGB Drive amplifier, and the 34V sup- ply is the source for the Vertical Output IC.

VZ9 Chassis Technical Training

VZ9 Chassis Technical Training

Chapter 2 Video/Color Circuitry

Chassis Technical Training Chapter 2 Video/Color Circuitry Overall Video/Color Circuitry Although similar to the VZ7

Overall Video/Color Circuitry

Although similar to the VZ7 and VZ8 chassis, the

Video/Color circuitry in the VZ9 does differ. Differ- ent VCJ and PIP ICs are used:

• IC2V00 VCJ (Generic #CXA2142S)

• IC6P00 PIP (Generic #SDA9589X)

Figure 1 illustrates the Overall Video/Color Circuitry in the VZ9. IC2K01 selects NTSC source signals for both the main and sub pictures. The Y (lumi- nance) and C (chroma) signals must be separated when the main picture source is Composite Video.

The Comb Filter in IC2C01 separates the Y and C

components of the Composite Video signal. The main

Y and C signals are routed through IC2K01 and out-

put as the NTSC main picture source. IC2K01 also outputs the selected sub picture source (composite

video). This part of the circuitry is basically the same

as in previous models.

The main and sub pictures signal paths from the A/V Switch differ from that in earlier models.

Main Picture Path Main picture Y and C signals are input to the VCJ (IC2V00) at pins 9 and 7. In the VCJ the signals are converted to the component format (Y,Cb,Cr) and are output at pin 32, 30 and 31.

IC2V40 selects either the Y,Cb,Cr signals from IC2V00, or the Y,Cb,Cr signal from the Component (DVD) Inputs. The selected Cb,Cr signals are en- hanced in IC2Y00 and input to the VCJ at pins 38 and 39. The Y signal from IC2V40 is routed through Buffer (IC6Y51), Aperture Improvement (IC6Y50) and is directed to pin 37 of the VCJ.

The signals input at pins 37, 38 and 39 are internally converted to RGB and output at pins 22, 23 and 24, respectively.

2

VZ9 Chassis Technical Training

Sub Picture Path The composite video sub picture signal from the A/ V Switch is directed to pin 28 of IC6P00. IC6P00 is the PIP signal processing IC, generating the signals

for the insert picture(s). The sub picture output sig- nals are in the RGB format:

• Sub R at pin 18

• Sub G at pin 17

• Sub B at pin 16

The SEL signal from pin 15 of IC6P00 is the timing signal for inserting the sub picture into the main pic- ture. All four signal Sub-R, Sub-G, Sub-B and SEL are input to the VCJ. Sub picture insertion into the main picture occurs internally in the VCJ.

Note that OSD (On Screen Display) signals from the Control µPC are also input to IC6P00. When an OSD is activated, the OSD RGB signals are routed through IC6P00 to pins 26, 27 and 28 of the VCJ. OSD insertion in the main signal also occurs in the VCJ.

Although not shown in Figure 1, IC6P00 also reads the program rating code of the sub picture signal and forwards it to the Control µPC.

VCJ/PIP/OSD Circuitry

Figure 2 shows the VCJ, PIP and OSD circuitry in more detail. The only additions to the main picture signal path in Figure 4 are the three buffer transis- tors Q2V51 through Q2V53, and the nine color am- plifiers Q6R0(0, 1 & 3), Q6G0(0 ,1 & 3) and Q6B0(0, 1 & 3).

The nine color amplifiers were previously on the PCB-CRTs. With the color amplifiers on the PCB- SIGNAL, the signals directed through the cables to the CRTs are larger and radiation could occur. This is the reason the cables are now shielded and differ- ent connectors are used.

VZ9 Chassis Technical Training

PIP Circuitry Referring to Figure 2, the sub picture composite video is input at pin 28 of IC6P00. Internally, the signal is converted from analog to digital and then directed to PIP Processing circuitry.

The PIP Processing circuit:

• Separates the Y and C signals.

• Converts Y and C to the RGB format.

• Processes the RGB signals to form the insert picture(s).

The signals are then converted from digital to ana- log and directed to the PIP/OSD Switch circuitry in

picture(s). The signals are then converted from digital to ana- log and directed to the PIP/OSD

3

IC6P00. When PIP is activated, signals are output and directed to the VCJ. The SEL signal from pin 15 of IC6P00 is also applied to the VCJ, providing timing for PIP insertion. The insertion of the PIP signals into the main picture RGB signals occurs in the VCJ.

On Screen Display Circuitry OSD RGB signals from the µPC are input to IC6P00 at pins 11, 12 and 13, respectively. The OSDBLK timing signal from the µPC is input at pin 14 of the IC. The presence of the OSDBLK signal switches the outputs from the PIP/OSD Switch to the OSD RGB signals, bypassing the PIP circuitry. The OSDBLK signal is output on the SELECT line. The OSD signals are applied to the same inputs on the VCJ as the PIP signals.

OSD insertion in the main picture RGB signals takes place in the VCJ. Timing for the insertion is pro- vided by the Select signal at pin 25 of the VCJ.

VZ9 Chassis Technical Training

Gray Transparent Background During Closed Caption and Menu displays the back- ground appears as a transparent gray. The gray back- ground is activated by the Half Tone signal at pin 29 of the VCJ. When High the gain of the internal RGB Amplifiers is reduced by 10 db. This results in that area of the picture appearing as a gray transparent background.

Figure 3 shows the paths of both OSDBLK and HALF-TONE timing signals. OSDBLK, from pin 21 of the Control µPC, is directed through D7034 to pin 14 of IC6P00. The presence of the OSDBLK signal changes the position of the switches in IC6P00, selecting the OSD Inputs and OSDBLK as the out- put signals. OSDBLK is directed to pin 25 of the VCJ to time OSD insertion.

When the OSD signals originate in the Convergence circuitry, the C-BLNK signal replaces OSDBLK as the timing signal.

When the OSD signals originate in the Convergence circuitry, the C-BLNK signal replaces OSDBLK as the

4

The HALF-TONE signal, from pin 22 of the µPC, is directed through two NOR Gates in IC704. The output of IC704 is applied to pin 29 of the VCJ.

With no gray background the HALF-TONE line is Low. The Low is inverted by both NOR Gates in IC704, resulting in a Low at pin 29 of the VCJ.

During a gray background, the HALF-TONE line goes High. Through the two NOR Gates it drives pin 29 of the VCJ High, producing the gray back- ground.

Note that the second input of the second NOR Gate receives OSD-BLK signal. During High sections of the OSD-BLK signal, the second NOR Gate pulls pin 25 of the VCJ low. This momentarily removes the gray background during OSD insertion.

5

VZ9 Chassis Technical Training

Sub Picture Program Rating It was stated earlier that IC6P00 also reads sub pic- ture program rating data and forwards it to the µPC. Referring to Figure 2, Data from the PIP Processing block in the IC is applied to a Data Slicer. The pro- gram rating data is located, read and sent to the µPC over the SDA I 2 C data line. The µPC then either allows, or blocks the sub picture signal.

Although IC6P00 constantly monitors program rat- ing information, the data transfer to the µPC is not constant. If the sub signal Program rating changes, due to a program or signal source change, IC6P00 outputs a V-CHIP INT signal at pin 10. This alerts the µPC the program rating changed and is being sent over the SDA data line. This frees the µPC for other operations other than constantly monitoring the sub picture program rating.

VZ9 Chassis Technical Training

VZ9 Chassis Technical Training

Chapter 3 Convergence Circuitry

Chassis Technical Training Chapter 3 Convergence Circuitry Convergence Circuitry Although the Convergence

Convergence Circuitry

Although the Convergence circuitry's operations is basically the same as that in the VZ7 and VZ8, two different ICs are used:

1) The Convergence Waveform Generator (IC800) is new (generic #CM0022AF). 2) The two Convergence Output ICs are replaced with a single IC (generic #STK393-

110).

The new Convergence Waveform Generator IC re- quires a 3.3 Volt DC supply, instead of the 5 volts used in previous models. Although the circuitry is basically the same, it does change the pin numbers in the overall signal path.

Figure 1 illustrates the Overall Signal Path in the VZ9 Convergence circuitry. An E2PROM, IC801 is still

used to store convergence data. The SDAM line from pin 4 of IC8A00 reads and writes date to and from IC801.

The Waveform Generation is controlled by the same commands from the Control circuitry. The new pin numbers are shown in Figure 5. These include:

• C-SDA I 2 C data line.

• C-SCL clock line

• C-MUTE disables Convergence operation during Off/On and signal source changes.

• C-RESET resets the Convergence circuitry.

C ACK and C BUSY lines inform the µPC of Con- vergence current status. The C ACK line informs

2

VZ9 Chassis Technical Training

the µPC that a command was received, and the C BUSY line tells the µPC it is busy performing previ- ous commands.

The D/A Converter and LPF/AMP ICs are the same as those used in previous models so there are no pin number changes.

IC8C00 is the new Convergence Output IC. It re- places the two Output ICs used in previous models. The input and output pin numbers are given in Fig- ure 5. The red, green and blue, horizontal and verti- cal convergence signals from IC8C00 are directed to the sub coils in each respective deflection yoke through the VU connector.