Beruflich Dokumente
Kultur Dokumente
Tema 7. Tecnologa y Fabricacin de CIs II. Fabricacin de una etapa inversora CMOS
mjmm@usal.es
Inversor (NOT)
Tema 7. Tecnologa y Fabricacin de CIs II. Fabricacin de una etapa inversora CMOS
The following discussion will concentrate on the wellestablished CMOS fabrication technology, which requires that both n-channel (nMOS) and p-channel (pMOS) transistors be built on the same chip substrate. To accommodate both nMOS and pMOS devices, special regions must be created in which the semiconductor type is opposite to the substrate type. These regions are called wells or tubs. A p-well is created in an n-type substrate or, alternatively, an n- well is created in a p-type substrate. In the simple n-well CMOS fabrication technology, the nMOS transistor is created in the p-type substrate, and the pMOS transistor is created in the n-well, which is built-in into the p-type substrate.
G D n+ D p+ n-well
p-MOSFET
S p+
+VDD n+
3
mjmm@usal.es
Tema 7. Tecnologa y Fabricacin de CIs II. Fabricacin de una etapa inversora CMOS
The simplified process sequence for the fabrication of CMOS integrated circuits on a p- type silicon substrate is shown.
Starts with the creation of the n-well regions for pMOS transistors, by impurity implantation into the substrate. A thick oxide is grown surrounding the nMOS and pMOS regions. The thin gate oxide is grown on the surface by thermal oxidation. Polysilicon of the gate is deposited. Creation of n+ and p+ regions (source, drain and channel-stop implants) Together with a self-aligning of the gate. Finally the metallization is created (creation of metal interconnects).
G D n+ D p+ n-well
p-MOSFET
S p+
+VDD n+
4
mjmm@usal.es
Tema 7. Tecnologa y Fabricacin de CIs II. Fabricacin de una etapa inversora CMOS
1. Substrate.
mjmm@usal.es 5
The oxidation temperature is generally in the range of 900 - 1200 degree C, and the typical gas flow rate is about 1cm/s. The method of producing an oxide layer consists of heating a silicon wafer in an oxidizing atmosphere. The wafer boat is slowly inserted into a fused silica tube wrapped in an electrical heating mantle. The temperature of the wafers gradually rises as Oxygen gas blowing through the tube passes over the surface of wafers. And oxygen molecules can actually diffuse through the oxide layer to reach the underlying silicon. There, oxygen and silicon react, and the layer of oxide gradually grows thicker. mjmm@usal.es
6
Following oxidation, several drops of positive Photoresist(e.g. Shipley S1818) are dropped on the wafer. The wafer is spun at about 3000rpm to be uniformly spread out. After the spinning step, the wafer is given a pre-exposure baking (80 - 100 degree C) to remove the solvent from the PR film and improve adhesion to the substrate.
mjmm@usal.es 7
After the oxide etch, ion implantation deposits a controlled dose of phosphorus through the etched window. A prolonged high-temperature drive creates a deep lightly doped N-type region called, N-Well.
mjmm@usal.es 8
mjmm@usal.es 9
mjmm@usal.es 10
mjmm@usal.es 11
Polysilicon Deposition:
A patterned poly layer is produced by first depositing polsilicon across the wafer. The wafer is then coated with photoresist, patterned, and etched to selectively remove the polysilicon.
mjmm@usal.es 12
Polysilicon Deposition:
A patterned poly layer is produced by first depositing polsilicon across the wafer. The wafer is then coated with photoresist, patterned, and etched to selectively remove the polysilicon.
mjmm@usal.es 13
The arsenic implant begins with the application of photoresist to the wafer, followed by patterning using the NSD mask.
mjmm@usal.es 14
Shalllow, heavily doped N-type regions are then formed by implanting arsenic through the exposed gate oxide. Proceso de AUTOALINEADO: The polysilicon gate blocks this implant from the regions directly underneath the gate and therefore minimizes the gate/source and gate/drain overlap capacitances. Once the implant has been completed, the photoresist residue is stripped from the wafer. mjmm@usal.es
15
The boron implant begins with the application of a second photoresist layer patterned using the PSD mask.
mjmm@usal.es 16
A shallow, heavily doped P-type region is formed by implanting boron through the exposed gate oxide. As with the NSD implant, the PSD implant self-aligns to the polysilicon and the PMOS transistors also exhibit minimal overlap capacitance. Following the PSD implant, photoresist is again stripped from the wafer.
mjmm@usal.es 17
mjmm@usal.es 18
mjmm@usal.es 19
A thin film of refractory metal sputtered over the wafer precedes a much thicker layer of copper-doped aluminum. The metallized wafer is coated with photoresist and patterned, using the metal mask. A suitable etchant then removes unwanted metal to form the interconnection pattern.
mjmm@usal.es 20
Tras el ltimo paso litogrfico se termina el proceso de fabricacin. Se muestra la conexiones de tierra, polarizacin, la unin de los terminales de puerta (terminal Vi de la etpa inversora) y el terminal de salida V0. Se muestra tambin la vista superior (layout del circuito).
mjmm@usal.es 21