Md2401 Manual

MD2401
L-Band Multi Demod

Installation and Operation Manual
TM121 Revision 1.1
Radyne Inc. 3138 E. Elwood St. Phoenix, AZ 85034 (602) 437-9620 Fax: (602) 437-4811 www.radn.com
MD2401 L-Band Multi Demod Installation & Operational Manual
Warranty Policy
Warranty Policy
WP
Radyne Inc. (Seller) warrants the items manufactured and sold by Radyne Inc. to be free of defects in material and workmanship for a period of two (2) years from date of shipment Radyne Inc.s obligation under its warranty is limited in accordance with the periods of time and all other conditions stated in all provisions of this warranty. This warranty applies only to defects in material and workmanship in products manufactured by Radyne Inc. Radyne Inc. makes no warranty whatsoever concerning products or accessories not of its manufacture. Repair, or at the option of Radyne Inc., replacement of the Radyne Inc. products or defective parts therein shall be the sole and exclusive remedy for all valid warranty claims.
Warranty Period
The applicable warranty period shall commence on the date of shipment from a Radyne Inc. facility to the original purchaser and extend for the stated period following the date of shipment. Upon beginning of the applicable Radyne Inc. warranty period, all customers remedies shall be governed by the terms stated or referenced in this warranty. In-warranty repaired or replacement products or parts are warranted only for the remaining unexpired portion of the original warranty period applicable to the repaired or replaced products or parts. Repair or replacement of products or parts under warranty does not extend the original warranty period.
Warranty Coverage Limitations

The following are expressly not covered under warranty: 1. Any loss, damage and/or malfunction relating in any way to shipping, storage, accident, abuse, alteration, misuse, neglect, failure to use products under normal operating conditions, failure to use products according to any operating instructions provided by Radyne Inc., lack of routine care and maintenance as indicated in any operating maintenance instructions, or failure to use or take any proper precautions under the circumstances. Products, items, parts, accessories, subassemblies, or components which are expendable in normal use or are of limited life, such as but not limited to, bulbs, fuses, lamps, glassware, etc. Radyne Inc. reserves the right to revise the foregoing list of what is covered under this warranty.
2.
Warranty Replacement and Adjustment

Radyne Inc. will not make warranty adjustments for failures of products or parts, which occur after the specified maximum adjustment period. Unless otherwise agreed, failure shall be deemed to have occurred no more than seven (7) working days before the first date on which Radyne Inc. receives a notice of failure. Under no circumstances shall any warranty exceed the period stated above unless expressly agreed to in writing by Radyne Inc.
Liability Limitations
This warranty is expressly in lieu of and excludes all other express and implied warranties, Including but not limited to warranties of merchantability and of fitness for particular purpose, use, or applications, and all other obligations or liabilities on the part of Radyne Inc., unless such other warranties, obligations, or liabilities are expressly agreed to in writing by Radyne Inc. All obligations of Radyne Inc. under this warranty shall cease in the event its products or parts thereof have been subjected to accident, abuse, alteration, misuse or neglect, or which have not been operated and maintained in accordance with proper operating instructions.
TM121 Rev. 1.1
iii
Warranty Policy
In no event shall Radyne Inc. be liable for Incidental, consequential, special or resulting loss or damage of any kind howsoever caused. Radyne Inc.s liability for damages shall not exceed the payment, if any, received by Radyne Inc. for the unit or product or service furnished or to be furnished, as the case may be, which is the subject of claim or dispute. Statements made by any person, including representatives of Radyne Inc., which are inconsistent or in conflict with the terms of this warranty, shall not be binding upon Radyne Inc. unless reduced to writing and approved by an officer of Radyne Inc.
Warranty Repair Return Procedure

Before a warranty repair can be accomplished, a Repair Authorization must be received. It is at this time that Radyne Inc. will authorize the product or part to be returned to the Radyne Inc. facility or if field repair will be accomplished. The Repair Authorization may be requested in writing or by calling:
Radyne Inc. 3138 E. Elwood St. Phoenix, Arizona 85034 (USA) ATTN: Customer Support Phone: (602) 437-9620 Fax: (602) 437-4811
Any product returned to Radyne Inc. for examination must be sent prepaid via the means of transportation indicated as acceptable to Radyne Inc. Return Authorization Number must be clearly marked on the shipping label. Returned products or parts should be carefully packaged in the original container, if possible, and unless otherwise indicated, shipped to the above address.
Non-Warranty Repair
When a product is returned for any reason, Customer and its shipping agency shall be responsible for all damage resulting from improper packing and handling, and for loss in transit, not withstanding any defect or nonconformity in the product. By returning a product, the owner grants Radyne Inc. permission to open and disassemble the product as required for evaluation. In all cases, Radyne Inc. has sole responsibility for determining the cause and nature of failure, and Radyne Inc.s determination with regard thereto shall be final.
iv
TM121 Rev. 1.1
Preface
Preface
This manual provides installation and operation information for the Radyne MD2401 L-Band Multi Demod. This is a technical document intended for use by engineers, technicians, and operators responsible for the operation and maintenance of the MD2401.
Cautions and Warnings
A caution icon indicates a hazardous situation that if not avoided, may result in minor or moderate injury. Caution may also be used to indicate other unsafe practices or risks of property damage.
A warning icon indicates a potentially hazardous situation that if not avoided, could result in death or serious injury.
A note icon identifies information for the proper operation of your equipment, including helpful hints, shortcuts, or important reminders.
Trademarks
Product names mentioned in this manual may be trademarks or registered trademarks of their respective companies and are hereby acknowledged.
TM121 Rev. 1.1
Preface
Copyright
2006, Radyne Inc. This manual is proprietary to Radyne Inc. and is intended for the exclusive use of Radyne Inc.s customers. No part of this document may in whole or in part, be copied, reproduced, distributed, translated or reduced to any electronic or magnetic storage medium without the express written consent of a duly authorized officer of Radyne Inc
Disclaimer
This manual has been thoroughly reviewed for accuracy. All statements, technical information, and recommendations contained herein and in any guides or related documents are believed reliable, but the accuracy and completeness thereof are not guaranteed or warranted, and they are not intended to be, nor should they be understood to be, representations or warranties concerning the products described. Radyne Inc. assumes no responsibility for use of any circuitry other than the circuitry employed in Radyne Inc. systems and equipment. Furthermore, since Radyne Inc. is constantly improving its products, reserves the right to make changes in the specifications of products, or in this manual at any time without notice and without obligation to notify any person of such changes.
Record of Revisions
Revision Level
1.0 1.1
Date
5-5-06 8-15-06
Reason for Change

New Release. Add Remote Port Section 5.6
Comments or Suggestions Concerning this Manual

Comments or suggestions regarding the content and design of this manual are appreciated. To submit comments, please contact the Radyne Inc. Customer Service Department.
vi
TM121 Rev. 1.1
Table of Contents
Table of Contents
ToC
Section 1 - Introduction .............................................................................................1-1 1.0 1.1 1.1.1 1.1.2 1.2 Description ____________________________________________________ 1-1 MD2401 Available Options________________________________________ 1-2 Reed-Solomon Codec _________________________________________ 1-2 Turbo Codec ________________________________________________ 1-2 Ethernet Data Interface (Optional) __________________________________ 1-2
Section 2 - Installation ...............................................................................................2-1 2.0 2.1 2.2 2.3 2.4 2.4.1 2.4.2 2.4.3 2.5 Installation Requirements_________________________________________ 2-1 Unpacking ____________________________________________________ 2-1 Removal and Assembly __________________________________________ 2-2 Mounting Considerations _________________________________________ 2-2 Demodulator Checkout___________________________________________ 2-2 Initial Power-Up ______________________________________________ 2-2 Factory Terminal Setup (Refer to Section 4.4) ______________________ 2-3 Remote Protocol Factory Default Setup ___________________________ 2-3 Storage_______________________________________________________ 2-4
Section 3 - Theory of Operation ................................................................................3-1 3.0 3.1 3.1.1 3.1.2 3.1.3 3.1.4 3.2 3.2.1 3.2.2 3.2.3 3.2.4 Theory of Operation _____________________________________________ 3-1 Applications ___________________________________________________ 3-2 SCPC Point-to-Point Links______________________________________ 3-2 SCPC Point to MultiPoint Links in a Broadcast Application ____________ 3-2 DAMA (Demand Assigned Multiple Access) ________________________ 3-3 TDMA (Time Division Multiple Access) Remote Site Application ________ 3-3 MD2401 Reed-Solomon__________________________________________ 3-3 Reed-Solomon Codec _________________________________________ 3-3 Reed-Solomon Operation in the MD2401 Demodulator _______________ 3-4 Reed-Solomon Code Rate______________________________________ 3-4 Interleaving _________________________________________________ 3-4
TM121 Rev. 1.1
vii
Table of Contents
Section 4 - User Interfaces ........................................................................................4-1 4.0 4.1 4.2 4.3 4.4.1 4.4.1.1 4.4.2 4.4.3 4.4.4 4.4.5 4.4.6 4.4.7 4.4.8 4.4.9 4.4.10 4.4.11 4.4.12 4.4.12.1 4.4.12.2 4.13 User Interfaces _________________________________________________ 4-1 Front Panel User Interface ________________________________________ 4-1 MD2401 Remote Port Control (J5)__________________________________ 4-1 MD2401 Terminal Mode Control (J1) ________________________________ 4-1 Protocol Structure ____________________________________________ 4-2 Protocol Structure _________________________________________ 4-3 Protocol Wrapper _____________________________________________ 4-3 Frame Description and Bus Handshaking __________________________ 4-5 Global Response Operational Codes _____________________________ 4-6 Collision Avoidance ___________________________________________ 4-7 Software Compatibility _________________________________________ 4-8 Flow Control and Task Processing _______________________________ 4-8 RLLP Summary ______________________________________________ 4-9 DD2401/DD2401L Opcode Command Set ________________________ 4-10 Demodulator Command Set ___________________________________ 4-11 Module Command Set ________________________________________ 4-11 Detailed Command Descriptions ________________________________ 4-12 DMD2401 Demodulator ____________________________________ 4-12 Default Values Demodulator ________________________________ 4-37
Terminal Port User Interface _____________________________________ 4-40
Section 5 - Rear Panel Interfaces ..............................................................................5-1 5.0 5.1 5.2 5.2.1 5.3 5.4 5.5 5.5.1 5.6 5.7 MD2401 Connections____________________________________________ 5-1 Power ________________________________________________________ 5-1 Terrestrial Data I/F ______________________________________________ 5-2 Ethernet Data Interface ________________________________________ 5-2 EXT REF _____________________________________________________ 5-4 SERIAL CONTROL I/F___________________________________________ 5-4 RX IN ________________________________________________________ 5-5 L-Band _____________________________________________________ 5-5 Remote Port __________________________________________________ 5-6 Remote Addresses______________________________________________ 5-6
viii
TM121 Rev. 1.1
Table of Contents
Section 6 - Maintenance and Troubleshooting ........................................................6-1 6.0 Periodic Maintenance____________________________________________ 6-1
Section 7 - Technical Specifications.........................................................................7-1 7.0 7.1 7.2 7.3 7.4 7.5 7.6 7.7 Introduction____________________________________________________ 7-1 Receive Data Rates _____________________________________________ 7-1 Demodulator Specifications _______________________________________ 7-1 Standard Options _______________________________________________ 7-2 Environmental _________________________________________________ 7-2 Physical ______________________________________________________ 7-2 BER Charts ___________________________________________________ 7-3 AGC Curve ____________________________________________________ 7-7
Glossary.....................................................................................................................G-1
TM121 Rev. 1.1
ix
Table of Contents
TM121 Rev. 1.1
Introduction
Introduction
1.0
Description
The Radyne MD2401 L-Band Multi Demod system is intended for use as apart of the receiving ground equipment in a satellite communication system. The unit is a 2RU rack mount system capable of supporting up to four independent L-Band demodulators and outputs the data onto a single 10/100/1000 Base-T interface or four independent RS422 synchronous interfaces.
Figure 1-1. MD2401 L-Band Multi Demod The MD2401 is designed to perform at one end of the satellite Single Channel Per Carrier (SCPC) Link receiving up to four downlink carriers. The MD2401 can be used in a Mesh or Star Topology Network. Each Demodulator operated independently using BPSK, QPSK, OQPSK or 8PSK Modulation. All Demodulators can be accessed via a single RS485 serial link system for complete remote monitor and control (M&C) capability. Each demodulator also offers the terminal control via an RS232 connection. Selection of any data rate is provided over the following ranges: BPSK: QPSK: OQPSK: 8PSK: 9.6 Kbps to 1024 Kbps 9.6 Kbps to 4.375 Mbps 9.6 Kbps to 4.375 Mbps 64.0 Kbps to 5.0 Mbps
The MD2401 can track and acquire a carrier over a programmable range of 1 kHz to 42 kHz. Acquisition times of less than three seconds are typical at data rates greater than 64 Kbps over a range of 25 kHz. To facilitate link testing, the MD2401 incorporates a built-in 2047 test pattern with BER measurement capability.
TM121 Rev. 1.1
1-1
Introduction
1.1
MD2401 Available Options
Various options are available for the MD2401 L-Band Multi Demod:
1.1.1 Reed-Solomon Codec

The MD2401 is equipped with an Intelsat Reed-Solomon Outer Codec with an interleaver as an -10 optional enhancement for applications requiring Bit Error Rates (BER) of 10 . The encoder and decoder are completely independent and meet the IESS-308/309 Specification.
1.1.2 Turbo Codec

The MD2401 is equipped with Turbo Product Code (TPC) Codec. TPC Codes include 0.495 and 0.793, 21/44, 1/2, 3/4 and 7/8 Rate.
1.2
Ethernet Data Interface (Optional)
The MD2401 Ethernet data interface offers 10/100/1000 Base-T plug and play capability. All incoming data from each Demodulator is transported out a single RJ45 port. Just plug your LAN into the RJ45 port and the modem is up and running. With the Ethernet interface, automatically learning, Aging and embedded Quality of Service make this modem the ideal choice.
1-2
TM121 Rev. 1.1
Introduction
TM121 Rev. 1.1
1-3
Installation
Installation
This section provides unpacking and installation instructions, and a description of external connections.
2.0
Installation Requirements
The MD2401 can be installed within any standard 19 inch equipment cabinet or rack, and requires two rack unit (RU) mounting space (3.5 inches) vertically and 15 inches of depth. Including cabling, a minimum of 18 inches of rack depth is required. The rear panel of the MD2401 is designed to have power enter from the left and IF Cabling enter from the right when viewed from the rear of the unit. Data and control cabling can enter from either side although they are closer to the right. The unit can be placed on a table or suitable surface if required.
There are no user-serviceable parts or configuration settings located inside the MD2401 chassis. There is a potential shock hazard internally at the power supply module. DO NOT open the MD2401 chassis under any circumstances.
2.1
Unpacking
The MD2401 Modulator was carefully packaged to avoid damage and should arrive complete with the following items for proper installation: 1. 2. 3. MD2401 Multi Demod Power Cord, six foot with applicable AC Connector Installation and Operation Manual
TM121 Rev. 1.1
2-1
Installation
2.2
Removal and Assembly
If using a knife or cutting blade to open the carton, exercise caution to insure that the blade does not extend into the carton, but only cuts the tape holding the carton closed. Carefully unpack the unit and ensure that all of the above items are in the carton. If the Prime AC power available at the installation site requires a different power cord/AC Connector, then arrangements to receive the proper device will be necessary before proceeding with the installation. The MD2401 Demodulator is shipped fully assembled. It does not require removal of the covers for any purpose in installation. Always insure that power is removed from the MD2401 before removing or installing demodulators. Should the power cable AC Connector be of the wrong type for the installation, either the cable or the power connector end should be replaced. The power supply itself is designed for universal application using from 100 to 240 VAC, 50 to 60 Hz, 1.0A.
2.3
Mounting Considerations
When mounted in an equipment rack, adequate ventilation must be provided. The ambient temperature in the rack should be between 10 and 35 C, and held constant for best equipment operation. The air available to the rack should be clean and relatively dry. The MD2401 units may be stacked one on top of the other up to a maximum of 10 consecutive units before providing one RU of space for airflow. Demodulator units should not be placed immediately above a high heat or EMF generator to ensure the output signal integrity and proper receive operation. Do not mount the MD2401 in an unprotected outdoor location where there is direct contact with rain, snow, wind or sun. The MD2401 is designed for indoor applications only. The only tools required for rack mounting the MD2401 is a set of four rack mounting screws and an appropriate screwdriver. Rack mount brackets are an integral part of the cast front bezel of the unit and are not removable. Shielded cables with the shield terminated to the conductive backshells are required in order to meet EMC directives. Cables with insulation flammability ratings of 94 VO or better are required in order to meet low voltage directives.
2.4
Demodulator Checkout
The following descriptions assume that the MD2401 is installed in a suitable location with prime AC power and supporting equipment available.
2.4.1 Initial Power-Up

The MD2401 is shipped from the factory with preset factory defaults. Upon initial power-up, a user check should be performed to verify the shipped demodulator configuration. The following are standard MD2401 Factory Configuration Settings: Data Rate: Forward Error Correction (FEC): Frequency: Interface: 2,048,000 Kbps 1/2 Rate Viterbi 950.000000 MHz (L-Band Version) RS422
2-2
TM121 Rev. 1.1
Installation
Turn on the unit by placing the Rear Panel Switch (located above the power entry connector) to the On position. Upon initial and subsequent power-ups, the MD2401 Microprocessor will test itself and several of its components before beginning its Main Monitor/Control Program. These power-up diagnostics show no results if successful. If a failure is detected, the Fault LED will illuminate. The initial field checkout of the modem can be accomplished in Terminal Mode. The Terminal Mode has the advantage of providing full screen access to all of the modems parameters, but requires a separate terminal or computer running a terminal program. The Terminal Mode is enabled from the front panel in the Systems M&C Submenus.
2.4.2 Factory Terminal Setup (Refer to Section 4.4)

The factory terminal setup is as follows: Emulation Type: Baud Rate: Data Bits Parity: Stop Bits: VT-100 (can be changed) 1900 8 No Parity (Fixed) 1
2.4.3 Remote Protocol Factory Default Setup

Demodulator will be configured with default settings when they are shipped from factory. Refer to section 5.6 to Defaults setting can be modified may be The default settings for the RS485 Communication port are: Table 2-1. S1 DIP Switches Demodulator Location D1 Bottom D2 D3 D4 Top Position 1 on off on off Position 2 off on on off Position 3 off off off on Position 4 off off off off Address in Decimal 33 34 35 36
D4 D3 D2 D3
TM121 Rev. 1.1
2-3
Installation
2.5
Storage
It is recommended that the unit be stored in its original sealed packaging. The unit should be stored in a dry location where the termperature is stable, away from direct contact with rain, snow, sind, sun or anything that may cause damage.
2-4
TM121 Rev. 1.1
Installation
TM121 Rev. 1.1
2-5
Theory of Operation
Theory of Operation
3.0 Theory of Operation

The MD2401 is capable of receiving four L-band signals between 950-1750Mhz. The IF signals are then converted into data. The data is digitally filtered, passed through the Viterbi FEC, differentially decoded and descrambled before it is sent to the RS422 terrestrial interface. The RS422 data from each demodulator can be retrieve from the rear panels of each demodulator. An optional Ethernet Data Interface is available. The Ethernet Data interface can multiplex the RS422 data from the demodulators into a single 10/100/100 Base-T interface. Figure 3.1 identifies the system block diagram supporting the Ethernet data interface. Figure 3.2 is the VME Demodulator block diagram.
RS422 RS232 Ext Ref. IF IN 950 - 1750 MHz RS422
VME2401
RS485 DC Power RS422
RS422 RS232 Ext Ref. IF IN 950 - 1750 MHz
RS422 RS422
VME2401
RS485 DC Power
Mother Board
DC Power
10/100/1000 ETHERNET INTERFACE
10/100/100 BASE-T
RS422 RS232 Ext Ref. IF IN 950 - 1750 MHz
RS422
RS422
VME2401
RS485 DC Power RS422
RS485 M&C RS422 RS232 Ext Ref. IF IN 950 - 1750 MHz RS422
VME2401
RS485 DC Power
Faults/Status DC Power
FRONT PANEL ASSEMBLY
AC TO DC Power supply
AC INPUT
Figure 3-1. MD2401 System Block Diagram
TM121 Rev. 1.1
3-1
Theory of Operation
Figure 3-2. MD2401 VME Demodulator Block Diagram
3.1 Applications
Following are just a few representative forms of satellite communications links and networks in which the MD2401 Demod may be used.
3.1.1 SCPC Point-to-Point Links

The most straightforward application for a Satellite Demodulator is to serve as the Data Communications Equipment (DCE) for a Point-to-Point Data Link. When used in this mode, two demodulators located at two different sites are tuned to complementary transmit and receive frequencies. Each direction of the communications link may have the same or entirely different transmission parameters. In this application, it is typical that the link is established and maintained on a continuous basis, although a special on demand case is described later.
3.1.2 SCPC Point to MultiPoint Links in a Broadcast Application

A broadcast application might involve the necessity of sending continuous or intermittent data from one source and broadcasting the information to many remote locations. For instance, constant pricing information and updates may be sent by a central location to many store locations. There may be minor return information from the remotes acknowledging receipt. Another broadcast application could be transmitting background music from a central location to many store sites. In this case, there would be no return path. The topology of the network in both of these broadcast examples would typically be called a Star Network. As shown in Figure 3-3, the shape of the configuration is drawn with the central Hub as the center of the star and the remotes as points of the star. In both cases the transmit frequency and other parameters are shared by the receiver of all the remotes.
3-2
TM121 Rev. 1.1
Theory of Operation
Figure 3-3. Star Network Configuration
3.1.3 DAMA (Demand Assigned Multiple Access)

If a telephone network is to be simulated with a virtual switch between demodulators carrying digitized voice information. A central computer might be used to assign a pair of frequencies for any conversation and send this connection information to the proper sites to set up the connection. In this application, a new network called a Mesh Network is required. Any of the voice demodulators at any site can be programmed to link with any other demodulator. The resulting link diagram looks like a mesh of interconnects. Since the frequencies can be assigned on demand, the network is called Demand Assigned, Multiple Access, or DAMA.
3.1.4 TDMA (Time Division Multiple Access) Remote Site Application

In a TDMA Network, the central Hub continually transmits a stream of outbound data containing information for multiple remote sites, while the remote sites transmit back to the Hub on a timed basis. Each of these remotes is said to burst its information back on a specific frequency. This may be the same inbound frequency for all sites. Each of the remotes is responsible for accessing its own information from the outbound data stream by reading the address assigned to specific parts of the data. The TDMA Network usually looks like the Star network described above. The MD2401 is specifically designed to be usable as the remote site Demodulator of a TDMA network when coupled with a proper Burst Demodulator at the hub site.
3.2 MD2401 Reed-Solomon 3.2.1 Reed-Solomon Codec

Utilizing a Reed-Solomon (RS) Outer Codec concatenated with a convolutional inner codec is an effective way to produce very low error rates even for poor signal-to-noise ratios while requiring only a small increase in transmission bandwidth. Typically, concatenating an RS Codec requires an increase in transmission bandwidth of only nine to twelve percent while producing a greater than 2 dB improvement in Eb/No. RS is a block codec where K data bytes are fed into the
TM121 Rev. 1.1
3-3
Theory of Operation
encoder which adds 2t = (N - K) check bytes to produce an N byte RS Block. The RS Decoder can then correct up to t erred bytes in the block (refer to Figure 3-4 and Table 3-1).
3.2.2 Reed-Solomon Operation in the MD2401 Demodulator

When the Reed-Solomon Decoder is enabled, the signal is received and demodulated by the receiving unit, fed to a Viterbi Decoder for the first layer of error correction. After error correction by the Viterbi Decoder, the unique words are located and the data is deinterleaved and reformed into blocks. The R-S Decoder then corrects the leftover errors in each block. The data is then descrambled and output from the R-S Section.
3.2.3 Reed-Solomon Code Rate

The R-S Code Rate is defined by (N, K) where N is the total R-S block size in bytes (data + check bytes) and K is the number of data bytes input into the R-S Encoder. The transmission rate expansion required by the R-S Codec is then defined by N/K. The MD2401 allows any N or K setting up to N = 255, and K = 235 to allow tailoring of the code rate to meet system requirements, with the following restrictions: 1. 2. 3. 4. N/K must be less than 1.25 (25% maximum overhead). N-K must be between 2 and 20, and must be even. Maximum N = 255, Minimum N = 25. Maximum K = 253, Minimum K = 23.
3.2.4 Interleaving
The MD2401 allows for interleaving depths of 4 or 8 R-S blocks. This allows burst errors to be spread over 4 or 8 R-S blocks in order to enhance the error correcting performance of the R-S Codec.
Figure 3-4. Reed Solomon Decoder Functional Block Diagram
3-4
TM121 Rev. 1.1
Theory of Operation
Table 3-1. Reed-Solomon Codes for IDR Type of Service Data Rate (Kbps) 64 128 256 384 512 768 1024 1536 1544 2048 R-S Code 1 (n, k, t) (126, 112, 7) (126, 112, 7) (126, 112, 7) (126, 112, 7) (126, 112, 7) (126, 112, 7) (126, 112, 7) (126, 112, 7) (225, 205,10) (219, 201, 9) Bandwidth Expansion [ (n/k) -1 ] 0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.0976 0.0896 Interleaving Depth 4 4 4 4 4 4 4 4 4 4 Maximum R-S Codec Delay (ms) 115 58 29 19 15 10 8 5 9 7
2
Small IDR (with 16/15 O/H)
IDR (with 96 Kbps O/H)
n = code length, k = information symbols and t = symbol error correcting capability. Design objective For the MD2401 Demodulator, the IDR Deframing must be supplied externally.
TM121 Rev. 1.1
3-5
Theory of Operation
3-6
TM121 Rev. 1.1
User Interfaces
User Interfaces
4.0
User Interfaces
There are three user interfaces available for MD2401. These are: a. b. c. Front Panel LEDs Monitors installed demodulator Remote Port (J5) Access to all available demodulators Terminal (J1) Independent connection to each demodulator
4.1 Front Panel User Interface

The Front Panel of the MD2401 allows for monitoring and control of all demodulator parameters via Status LEDs. The four LEDs (Refer to Table 4-1) indicate the status of the MD2401s operation. The LED colors maintain a consistent meaning. Green signifies that the indication is appropriate for normal operation, and Red indicates a fault condition that will result in lost communications. Table 4-1. LED Signal Lock Major Alarm Power Color Green Red Green Function Indicates receiver lock to an incoming Carrier and data including FEC Sync. Indicates that the receive direction has failed, losing traffic. Indicates that the unit is currently turned on.
4.2 MD2401 Remote Port Control (J5)

All demodulators can be controlled by an external Monitor & Control (M&C) system through a single Remote Port connection. Communication between the MD2401 and the external system control computer is via a binary protocol. The Remote Port provides RS-485 capability and thus is used as a multi-drop control bus allowing a single external M&C computer to control all demodulators. The Remote Port Data is outlined starting with Section 4.4 below.
4.3 MD2401 Terminal Mode Control (J1)
Characters contained within the brackets < and > indicate pressing the appropriate key.
TM121 Rev. 1.1
4-1
User Interfaces
The unit can be interactively monitored and controlled in the Terminal Mode, with a full screen presentation of current settings and status. Programming is accomplished by selecting the item to be modified and pressing the terminal key of the option number. For example, to change the Receive Data Rate, enter 33 at the terminal. The MD2401 will respond by presenting the options available and requesting input. Two types of input may be requested. If the input is multiple choice, the desired choice is selected by pressing <Space>. When the desired option is displayed, press <Enter> to select that option. The other possible input type requires a numerical input (such as entering a frequency or data rate). This type of input is followed by pressing <Enter> or the carriage return key. An input can be aborted at any time by pressing <ESC>. Invalid input keys cause an error message to be displayed on the terminal. The Terminal Control Mode supports a serial baud rate of 1200. The connection must be set for 8 data bits, 1 stop bit and no parity (8, N, 1). Three terminal emulations are supported: VT100, WYSE 50, and ADDS. The emulation type can be changed by pressing <$> (dollar sign) on the terminal keyboard.
4.4 Remote Port User Interface

The Remote Port of the D2401 allows for complete control and monitor functions via an RS-485 or RS-232 Front Panel Configurable Serial Interface. Control and status messages are conveyed between the D2401 and the subsidiary demodulators and the host computer using packetized message blocks in accordance with a proprietary communications specification. This communication is handled by the Radyne Link Level Protocol (RLLP), which serves as a protocol wrapper for the M&C data. Complete information on monitor and control software is contained in the following sections.
4.4.1 Protocol Structure
Latest Software Revision Confirmation

When new features are added to Radyne Corporation equipment, the control parameters are appended to the end of the Non-Volatile Section of the Remote Communications Specification, and status of the features, if any, are added at the end of the Volatile Section. If a remote M&C queries two pieces of Radyne Corporation equipment with different revision software, they could respond with two different sized packets. The remote M&C must make use of the non-volatile count value to index to the start of the Volatile Section. If the remote M&C is not aware of the newly added features to the product, it should disregard the parameters at the end of the Non-Volatile Section and index to the start of the Volatile Section. Before creating any software based on the information contained in this document, contact the Radyne Corporation Customer Service Department (602-437-9620) to find out if the software revision for that piece of equipment is current and that no new features have been added since the release of this document.
4-2
TM121 Rev. 1.1
User Interfaces
4.4.1.1 Protocol Structure

The Communications Specification (COMMSPEC) defines the interaction of computer resident Monitor and Control Software used in satellite earth station equipment such as modems, redundancy switches, multiplexers, and other ancillary support gear. Communication is bidirectional, and is normally established on one or more full-duplex 9600-baud multi-drop control buses that conform to EIA Standard RS-485. Each piece of earth station equipment on a control bus has a unique physical address, which is assigned during station setup/configuration or prior to shipment. Valid decimal addresses on one control bus range from 032 through 255 for a total of up to 224 devices per bus. Address 255 of each control bus is usually reserved for the M&C computer. Demodulator will be configured with default settings when they are shipped from factory. The unique physical address default settings for the RS485 Communications Port will be set to address #32. Refer to Section 2.4.3.
4.4.2 Protocol Wrapper

The Radyne COMMSPEC is byte-oriented, with the Least Significant Bit (LSB) issued first. Each data byte is conveyed as mark/space information with one mark comprising the stop data. When the last byte of data is transmitted, a hold comprises one steady mark (the last stop bit). To begin or resume data transfer, a space (00h) substitutes this mark. This handling scheme is controlled by the hardware and is transparent to the user. A pictorial representation of the data and its surrounding overhead may be shown as follows: S1 S2 B0 B1 B2 B3 B4 B5 B6 B7 S1 S2, etc.
The stop bit, S1 is a mark. Data flow remains in a hold mode until S1 is replaced by a space. If S1 is followed by a space, the space character is considered a start (ST) and not part of the actual data (B0 - B 7). The above byte-oriented protocol is standard for UART based serial communication ports such as Workstation or Personal Computer (PC) COM ports. COM ports should be configured for 8 data bits, no parity, and one stop bit. For example, for 9600-baud operation, COM ports should be configured as: 9600, 8, N, 1 The COMMSPEC developed for use with the Radyne Link Level Protocol (RLLP) organizes the actual monitor and control data within a shell, or protocol wrapper, that surrounds the data. The format and structure of the COMMSPEC message exchanges are described herein. Decimal numbers have no suffix; hexadecimal numbers end with a lower case h suffix and binary values have a lower case b suffix. Thus, 22 = 16h = 000010110b. The principal elements of a data frame, in order of occurrence, are summarized as follows: <SYNC> - the message format header character, or ASCII sync character, that defines the beginning of a message. The <SYNC> character value is always 16h (1 Byte). <BYTE COUNT> - the Byte Count is the number of bytes in the <DATA> field (two bytes). <SOURCE ID> - the Source Identifier defines the multi-drop address origin. Note that all nodes on a given control bus have a unique address that must be defined (1 Byte).
TM121 Rev. 1.1
4-3
User Interfaces
<DESTINATION ID> - The Destination Identifier serves as a pointer to the multi-drop destination device that indicates where the message is to be sent (1 Byte). <FRAME SEQUENCE NUMBER> -The FSN is a tag with a value from 0 through 255 that is sent with each message. It assures sequential information framing and correct equipment acknowledgment and data transfers (1 Byte). <OPCODE> - The Operation Code field contains a number that identifies the message type associated with the data that follows it. Equipment under MCS control recognizes this code via firmware identification and subsequently steers the DATA accordingly to perform a specific function or series of functions. Acknowledgment and error codes are returned in this field (two bytes). <...DATA...> - The Data field contains the binary data bytes associated with the <OPCODE>. The number of data bytes in this field is indicated by the <BYTE COUNT> value. <CHECKSUM> - The checksum is the modulo 256 sum of all preceding message bytes, excluding the <SYNC> character (1 Byte). The checksum determines the presence or absence of errors within the message. In a message block with the following parameters, the checksurn is computed as shown in Table 4-2 below. Table 4-2. Checksum Calculation Example Byte Field Data Content Running Checksum <BYTE COUNT> (Byte 1) 00h = 00000000b 00000000b <BYTE COUNT> (Byte 2) 02h = 00000010b 00000010b <SOURCEID> F0h = 11110000b 11110010b <DESTINATION ID> 2Ah = 00101010b 00011100b <FSN> 09h = 00001001b 00100101b <OPCODE> (Byte 1) 00h = 00000000b 00100101b <OPCODE> (Byte 2) 03h = 00000011b 00101000b <DATA> (Byte 1) DFh = 11011111b 00000111b <DATA> (Byte 2) FEh = 11111110b 00000101b Thus, the checksum is 00000101b; which is 05h or 5 decimal. Alternative methods of calculating the checksum for the same message frame are: 00h + 02h + F0h + 2Ah + 09h + 00h + 03h + DFh + FEh = 305h. Since the only concern is the modulo 256 (modulo 1 00h) equivalent (values that can be represented by a single 8-bit byte), the checksum is 05h. For a decimal checksum calculation, the equivalent values for each information field are: 0 + 2 + 240 + 42 + 9 + 0 + 3 + 223 + 254 = 773; 773/256 = 3 with a remainder of 5. This remainder is the checksum for the frame. 5 (decimal) = 05h = 0101b = <CHECKSUM>
4-4
TM121 Rev. 1.1
User Interfaces
4.4.3 Frame Description and Bus Handshaking

In a Monitor and Control environment, every message frame on a control bus port executes as a packet in a loop beginning with a wait-for-SYNC-character mode. The remaining message format header information is then loaded, either by the M&C computer or by a subordinate piece of equipment (such as the DD2401/DD2401L) requesting access to the bus. Data is processed in accordance with the OPCODE, and the checksum for the frame is calculated. If the anticipated checksum does not match then a checksum error response is returned to the message frame originator. The entire message frame is discarded and the wait-for-SYNC mode goes back into effect. If the OPCODE resides within a command message, it defines the class of action that denotes an instruction that is specific to the device type, and is a prefix to the DATA field if data is required. If the OPCODE resides within a query message packet, then it defines the query code, and can serve as a prefix to query code DATA. The Frame Sequence Number (FSN) is included in every message packet, and increments sequentially. When the M&C computer or bus-linked equipment initiates a message, it assigns the FSN as a tag for error control and handshaking. A different FSN is produced for each new message from the FSN originator to a specific device on the control bus. If a command packet is sent and not received at its intended destination, then an appropriate response message is not received by the packet originator. The original command packet is then re-transmitted with the same FSN. If the repeated message is received correctly at this point, it is considered a new message and is executed and acknowledged as such. If the command packet is received at its intended destination but the response message (acknowledgment) is lost, then the message originator (usually the M&C computer) re-transmits the original command packet with the same FSN. The destination device detects the same FSN and recognizes that the message is a duplicate, so the associated commands within the packet are not executed a second time. However, the response packet is again sent back to the source as an acknowledgment in order to preclude undesired multiple executions of the same command. To reiterate, valid equipment responses to a message require the FSN tag in the command packet. This serves as part of the handshake/acknowledge routine. If a valid response message is absent, then the command is re-transmitted with the same FSN. For a repeat of the same command involving iterative processes, the FSN is incremented after each message packet. When the FSN value reaches 255, it overflows and begins again at zero. The FSN tag is a powerful tool that assures sequential information framing, and is especially useful where commands require more than one message packet. The full handshake/acknowledgment involves a reversal of source and destination ID codes in the next message frame, followed by a response code in the <OPCODE> field of the message packet from the equipment under control. If a command packet is sent and not received at its intended destination, a timeout condition can occur because the packet originator does not receive a response message. On receiving devices slaved to an M&C computer, the timeout delay parameters may be programmed into the equipment in accordance with site requirements by Radyne ComStream, Inc. prior to shipment, or altered by qualified personnel. The FSN handshake routines must account for timeout delays and be able to introduce them as well.
TM121 Rev. 1.1
4-5
User Interfaces
4.4.4 Global Response Operational Codes

In acknowledgment (response) packets, the operational code <OPCODE> field of the message packet is set to 0 by the receiving devices when the message intended for the device is evaluated as valid. The device that receives the valid message then exchanges the <SOURCE ID> with the <DESTINATION ID>, sets the <OPCODE> to zero in order to indicate that a good message was received, and returns the packet to the originator. This GOOD MESSAGE opcode is one of nine global responses. Global response opcodes are common responses, issued to the M&C computer or to another device, that can originate from and are interpreted by all Radyne equipment in the same manner. These are summarized in Table 4-3 as follows (all opcode values are expressed in decimal form): Table 4-3. Response Opcodes Response Opcode Description Good Message Bad Parameter Bad Opcode Bad Checksum Command Not Allowed in LOCAL Mode Command Not Allowed in AUTO Mode Bad Destination Unable to Process Command Packet Too Long
Opcode 0000h 00FFh 00FEh 00FDh 00FCh 00FBh 00FAh 00F9h 00F8h
The following response error codes are specific to the DD2401/DD2401L: Response Opcode Description DPARM_MODE_ERROR DPARM_FREQUENCY_ERROR DPARM_DATARATE_ERROR DPARM_SWEEPBOUNDARY_ERROR DPARM_LEVELLIMIT_ERROR DPARM_DEMODULATIONTYPE_ERROR DPARM_CONVDECODER_ERROR DPARM_REEDSOLOMON_ERROR DPARM_DIFFERENTIALDECODER_ERROR DPARM_DESCRAMBLERCONTROL_ERROR DPARM_DESCRAMBLERTYPE_ERROR DPARM_SPECTRUM_ERROR DPARM_BUFFERCLOCK_ERROR DPARM_BUFFERCLOCKPOL_ERROR DPARM_INSERTMODE_ERROR DPARM_FRAMING_ERROR DPARM_OPERATINGMODE_ERROR DPARM_BERMEASUREPERIOD_ERROR DPARM_CIRCUITID_ERROR DPARM_TERRLOOPBACK_ERROR DPARM_BASELOOPBACK_ERROR DPARM_IFLOOPBACK_ERROR DPARM_INTERFACETYPE_ERROR DPARM_NOTIMPLEMENTED_ERROR DPARM_DATAINVERT_ERROR DPARM_SUMMARYFAULT_ERROR DPARM_EXTERNALEXCSOURCE_ERROR Opcode 0x0600 0x0601 0x0603 0x0604 0x0605 0x0608 0x0609 0x060A 0x060B 0x060C 0x060D 0x060E 0x0610 0x0611 0x0612 0x0615 0x0616 0x0619 0x061A 0x061B 0x061C 0x061D 0x061E 0x0622 0x0623 0x0624 0x0625
4-6
TM121 Rev. 1.1
User Interfaces
DPARM_BUFFERSIZEMSEC_ERROR DPARM_BUFFERSIZEBYTES_ERROR DPARM_ASYNCINTERFACETYPE_ERROR DPARM_BUFFERSIZEMSECBYTES_ERROR DPARM_IMPEDANCE_ERROR MDPARM_TIME_ERROR MDPARM_DATE_ERROR
0x0629 0x062A 0x0630 0x0631 0x0632 0x0A01 0x0A02
4.4.5 Collision Avoidance

When properly implemented, the physical and logical devices and ID addressing scheme of the COMMSPEC normally precludes message packet contention on the control bus. The importance of designating unique IDs for each device during station configuration cannot be overemphasized. One pitfall, which is often overlooked, concerns multi-drop override IDs. All too often, multiple devices of the same type are assigned in a direct-linked (single-thread) configuration accessible to the M&C computer directly. For example, if two DD2401/DD2401L Demodulators with different addresses (DESTINATION IDs) are linked to the same control bus at the same hierarchical level, both will attempt to respond to the M&C computer when the computer generates a multi-drop override ID of 22. If their actual setup parameters, status, or internal timing differs, they will both attempt to respond to the override simultaneously with different information or asynchronously in their respective message packets and response packets, causing a collision on the serial control bus. To preclude control bus data contention, different IDs must always be assigned to the equipment. If two or more devices are configured for direct-linked operation, then the M&C computer and all other devices configured in the same manner must be programmed to inhibit broadcast of the corresponding multi-drop override ID. The multi-drop override ID is always accepted by devices of the same type on a common control bus, independent of the actual DESTINATION ID. These override IDs with the exception of BROADCAST are responded to by all directly linked devices of the same type causing contention on the bus. The BROADCAST ID, on the other hand, is accepted by all equipment but none of them returns a response packet to the remote M&C. The following multi-drop override IDs are device-type specific, with the exception of BROADCAST. These are summarized below with ID values expressed in decimal notation: Directly-Addressed Equipment Broadcast (all directly-linked devices) DMD-3000/4000, 4500 or 5000 Mod Section, DMD15 DMD-3000/4000, 4500 or 5000 Demod Section, DMD15 RCU-340 1:1 Switch RCS-780 1:N Switch RMUX-340 Cross-Connect Multiplexer CDS-780 Clock Distribution System SOM-340 Second Order Multiplexer DMD-4500/5000 Modulator Section DMD-4500/5000 Demodulator Section RCU-5000 M:N Switch DMD15 Modulator DMD15 Demodulator DMD15 Modem DVB3000/DVB3030/DM45/DM240 Video Modulator RCS20 M:N Switch Multi-Drop Override ID 00 01 02 03 04 05 06 07 08 09 10 20 21 22 23 24
TM121 Rev. 1.1
4-7
User Interfaces
RCS10 M:N Switch RCS11 1:1 Switch DD2401/DD2401L Demodulator Reserved For Future Equipment Types
25 26 27 28-31
Note that multi-drop override IDs 01 or 02 can be used interchangeably to broadcast a message to a DMD3000/4000 modem, or to a DMD4500/5000, or to a DMD15 modem. Radyne ComStream Corporation recommends that the multi-drop override IDs be issued only during system configuration as a bus test tool by experienced programmers, and that they not be included in run-time software. It is also advantageous to consider the use of multiple bus systems where warranted by a moderate to large equipment complement. Therefore, if a DD2401/DD2401L is queried for its equipment type identifier, it will return a 27.
4.4.6 Software Compatibility
The DD2401/DD2401L RLLP is not software-compatible with the following previous Radyne products: RCU5000 and DMD4500. These products may not occupy the same bus while using this protocol as equipment malfunction and loss of data may occur.
When Radyne equipment is queried for information (Query Mod, Query Demod, etc.) it responds by sending back two blocks of data; a non-volatile section (parameters that can be modified by the user) and a volatile section (status information). It also returns a count value that indicates how large the non-volatile section is. This count is used by M&C developers to index into the start of the volatile section. When new features are added to Radyne equipment, the control parameters are appended to the end of the non-volatile section, and status of the features, if any, are added at the end of the volatile section. If a remote M&C queries two pieces of Radyne equipment with different software revisions, they might respond with two different sized packets. The remote M&C MUST make use of the non-volatile count value to index to the start of the volatile section. If the remote M&C is not aware of the newly added features to the Radyne product, it should disregard the parameters at the end of the non-volatile section and index to the start of the volatile section. If packets are handled in this fashion, there will also be backward-compatibility between Radyne equipment and M&C systems. Remote M&C systems need not be modified every time a feature is added unless the user needs access to that feature.
4.4.7 Flow Control and Task Processing

The original packet sender (the M&C computer) relies on accurate timeout information with regard to each piece of equipment under its control. This provides for efficient bus communication without unnecessary handshake overhead timing. One critical value is designated the InterFrame Space (FS). The Inter-Frame Space provides a period of time in which the packet receiver and medium (control bus and M&C computer interface) fully recover from the packet transmission/reception process and the receiver is ready to accept a new message. The programmed value of the Inter-Frame Space should be greater than the sum of the turnaround time and the round-trip (sender/receiver/bus) propagation time, including handshake overhead.
4-8
TM121 Rev. 1.1
User Interfaces
The term turnaround time refers to the amount of time required for a receiver to be re-enabled and ready to receive a packet after having just received a packet. In flow control programming, the Inter-Frame Space may be determined empirically in accord with the system configuration, or calculated based on established maximum equipment task processing times. Each piece of supported equipment on the control bus executes a Radyne Link Level Task (RLLT) in accordance with its internal hardware and fixed program structure. In a flow control example, the RLLT issues an internal message in system call to invoke an I/0 wait condition that persists until the task receives a command from the M&C computer. The RLLT has the option of setting a timeout on the incoming message. Thus, if the equipment does not receive an information/command packet within a given time period, the associated RLLT exits the I/0 wait state and takes appropriate action. Radyne equipment is logically linked to the control bus via an Internal I/O Processing Task (IOPT) to handle frame sequencing, error checking, and handshaking. The IOPT is essentially a link between the equipment RLLT and the control bus. Each time the M&C computer sends a message packet, the IOPT receives the message and performs error checking. If errors are absent, the IOPT passes the message to the equipments RLLT. If the IOPT detects errors, it appends error messages to the packet. Whenever an error occurs, the IOPT notes it and discards the message; but it keeps track of the incoming packet. Once the packet is complete, the IOPT conveys the appropriate message to the RLLT and invokes an I/0 wait state (wait for next <SYNC> character). If the RLLT receives the packetized message from the sender before it times out, it checks for any error messages appended by the IOPT. In the absence of errors, the RLLT processes the received command sent via the transmitted packet and issues a message out system call to ultimately acknowledge the received packet. This call generates the response packet conveyed to the sender. If the IOPT sensed errors in the received packet and an RLLT timeout has not occurred, the RLLT causes the equipment to issue the appropriate error message(s) in the pending equipment response frame. To maintain frame synchronization, the IOPT keeps track of error-laden packets and packets intended for other equipment for the duration of each received packet. Once the packet is complete, the IOPT invokes an I/0 wait state and searches for the next <SYNC> character.
4.4.8 RLLP Summary

The RLLP is a simple send-and-wait protocol that automatically re-transmits a packet when an error is detected, or when an acknowledgment (response) packet is absent. During transmission, the protocol wrapper surrounds the actual data to form information packets. Each transmitted packet is subject to time out and frame sequence control parameters, after which the packet sender waits for the receiver to convey its response. Once a receiver verifies that a packet sent to it is in the correct sequence relative to the previously received packet, it computes a local checksum on all information within the packet excluding the <SYNC> character and the <CHECKSUM> fields. If this checksum matches the packet <CHECKSUM>, the receiver processes the packet and responds to the packet sender with a valid response (acknowledgment) packet. If the checksum values do not match, the receiver replies with a negative acknowledgment (NAK) in its response frame. The response packet is therefore either an acknowledgment that the message was received correctly, or some form of a packetized NAK frame. If the sender receives a valid acknowledgment (response) packet from the receiver, the <FSN> increments and the next packet is transmitted as required by the sender. However, if a NAK response packet is returned, the sender re-transmits the original information packet with the same embedded <FSN>.
TM121 Rev. 1.1
4-9
User Interfaces
If an acknowledgment (response) packet or a NAK packet is lost, corrupted, or not issued due to an error and is thereby not returned to the sender, the sender re-transmits the original information packet; but with the same <FSN>. When the intended receiver detects a duplicate packet, the packet is acknowledged with a response packet and internally discarded to preclude undesired repetitive executions. If the M&C computer sends a command packet and the corresponding response packet is lost due to a system or internal error, the computer times out and re-transmits the same command packet with the same <FSN> to the same receiver and waits once again for an acknowledgment or a NAK packet. To reiterate, the format of the message block is shown in Table 4-4, Link Level Protocol Message Block. Table 4-4. Link Level Protocol Message Block SOURCE DESTINATION FSN OPCODE ADDRESS ADDRESS
SYNC
COUNT
DATA BYTES
CHECKSUM
The RLLP Remote Port Packet structure is as follows: <SYNC> Message format header character that defines the beginning of a message. The <SYNC> character value is always 0x16. (1 byte) <BYTE COUNT> Number of bytes in the <DATA> field. (2 bytes) Identifies the address of the equipment from where the message
<SOURCE ADDR> originated. (1 byte)
<DEST ADDR> Identifies the address of the equipment where the message is to be sent. (1 byte) <FSN> Frame sequence number ensures correct packet acknowledgment and data transfers. (1 byte) <OPCODE> This byte identifies the message type associated with the information data. The equipment processes the data according to the value in this field. Return error codes and acknowledgment are also included in this field. (2 bytes) <...DATA...> Information data. The number of data bytes in this field is indicated by the <BYTE COUNT> value. <CHECKSUM> The modulo 256 sum of all preceding message bytes excluding the <SYNC> character. (1 byte)
4.4.9 DD2401/DD2401L Opcode Command Set

The DD2401/DD2401L Opcode Command Set is listed below, separated by commands that control the demodulator, or the entire module.
4-10
TM121 Rev. 1.1
User Interfaces
4.4.10 Demodulator Command Set

RLLP Command Query Demodulator All Query Demod Latched Alarms Query Demod Current Alarms Query Demod Status Query Demod Eb/No, Input Level, Raw BER, Corrected BER, and Frequency Offset, AGC Voltage Query Demod Lock Status Command Demod All Command Demod Frequency Command Demod Data Rate Command Demod Sweep Boundary Command Demod Demodulation Type Command Demod Convolutional Decoder Command Demod Differential Decoder Command Demod Reed-Solomon Command Demod Descrambler Command Demod Descrambler Type Command Demod Spectrum Command Demod Buffer Clock Command Demod Buffer Clock Polarity Command Demod Operating Mode Command Demod BER Measure Period Command Demod Terrestrial Loopback Command Demod Baseband Loopback Command Demod Center Buffer Command Demod Data Invert Command Demod Buffer Size Time/Bytes Opcode 2401h 2406h 2409h 240Ch 240Dh 2437h 2A00h 2A01h 2A02h 2A04h 2A07h 2A08h 2A09h 2A0Ah 2A0Dh 2A0Eh 2A0Fh 2A11h 2A12h 2A17h 2A1Ah 2A1Ch 2A1Dh 2A20h 2A21h 2A31h
4.4.11 Module Command Set

RLLP Command Query Module Identification Query Module Current Alarms Query Module Time Query Module Date Query Module Time and Date Command Module Control Mode Command Module Ext Ref Source Command Mod Ext Ref Frequency Command Module Clear Latched Alarms Command Module Set Time Command Module Set Date Command Module Set Time and Date Command Module Soft Reset Command Module Eb/No Threshold Command Module Default Configuration
1 2
Opcode 2403h 240Ah 240Eh 240Fh 2410h 2600h 2616h 261Bh 2C03h 2C04h 2C05h 2C06h 2C07h 2C08h 2C30h
Applies to base band frequency modems only. Applies to LB/ST modem configurations only.
TM121 Rev. 1.1
4-11
User Interfaces
4.4.12 Detailed Command Descriptions 4.4.12.1 DMD2401 Demodulator

Note: All bytes preceded by a * are not applicable to the DD2401/DD2401L and should be considered as reserved and there returned values ignored.
Opcode: <2401h>
Query a Modulators Configuration and Status Query Response
<1>
Number of Nonvol bytes See Paragraph B.6. This is the number of configuration bytes and is an offset to the start of the status block. Configuration Bytes Binary Value, 1 Hz Steps Binary Value, 1 bps Steps Sweep Limits (Max of 42 kHz) Unsigned Binary Value in Hz
<4> <4>
<1>
Frequency Data Rate Sweep Boundary External Reference Freq. Reference Source Input Level Limit Demodulation Type Convolutional Decoder
<4>
<1>
0 = Internal, 1 = External
<1> <1>
Lower Level Limit, Binary Value, 1 dB Steps, Negative Sign Implied 0 = QPSK, 1 = BPSK, 2 = 8PSK, 4 = OQPSK
<1>
0 = None, 1 = Viterbi 1/2 Rate, 3 = Viterbi 3/4 Rate, 5 = Viterbi 7/8 Rate, 7 = Sequential 1/2 Rate, 9 = Sequential 3/4 Rate, 11 = Sequential 7/8 Rate, 14 = Trellis 2/3, 20 = TPC 0.793 2D, 21 = TPC 0.495 3D 0 = Disable, 1 = Enable Unsigned Binary Unsigned Binary Unsigned Binary Unsigned Binary, 4 or 8
<1> <1> <1> <1> <1>
Reed-Solomon Reed-Solomon N Reed-Solomon K Reed-Solomon T RS Interleaver Depth Differential Decoder Descrambler Control
<1>
0 = Off, 1 = On
<1>
0 = Disable, 1 = Enable
4-12
TM121 Rev. 1.1
User Interfaces
<1>
Descrambler Type
0 = None, 1 = IBS Scrambler, 2 = V35_IESS, 3 = V35_CCITT, 4 = V35_EFDATA, 6 = OM73, 7 = Reed-Solomon Scrambler, 8 = V35_EFRS, 9 = TPC Scrambler 0 = Normal, 1 = Inverted Byte 1 - 2 = Buffer Size in ms Byte 3 - 4 = Buffer Size in Bytes 0 = External, 1 = Internal, 2 = EXC, 3 = RX SAT 0 = Normal, 1 = Inverted
<1> <4>
Spectrum Buffer Size
<1> <1>
Buffer Clock Buffer Clock Polarity Operating Mode Alarm 1 Mask
<1> <1>
0 = Normal, 1 = 2047 Test Bit 0 = Receive Processor Fault Bit 1 = Signal Lock Fault Bit 2 = Receive Satellite AIS Fault Bit 3 = Rx AGC/Input Level Fault Bit 4 = Reed-Solomon Sync Fault Bit 5 = Reed-Solomon Excessive Errors Fault Bit 6 = Reed-Solomon Uncorrectable Word Fault) Bit 7 = Receive Forced Alarm (0 = Mask, 1 = Allow) Bit 0 = Buffer Underflow Bit 1 = Buffer Overflow Bit 2 = Buffer Under 10% Bit 3 = Buffer Over 90% Bit 4 = Receive FPGA Configuration Alarm Fault Bit 5 = Rx LNB Fault, LBST Only Bits 6 - 7 = Spares (0 = Mask, 1 = Allow) Bit 0 = IF Synthesizer Lock Detect Fault Bit 1 = Rx Oversample PLL Lock Detect Fault Bit 2 = Buffer Clock PLL Lock Detect Fault Bit 3 = Viterbi Decoder Lock Fault Bit 4 = Sequential Decoder Lock Fault Bit 5 = Rx 2047 Test Pattern Lock Fault Bit 6 = External Reference PLL Lock Fault Bit 7 = Frame Sync/Multiframe Sync Loss (0 = Mask, 1 = Allow) Bit 0 = Buffer Clock Activity Detect Fault Bit 1 = External BNC Activity Detect Fault Bit 2 = Rx Satellite Clock Activity Detect Fault Bit 3 = External Reference PLL Activity Fault Bit 4 = High Stability Activity Detect Fault Bit 5 = High Stability PLL Fault Bit 6 = Eb/No Threshold Fault Bit 7 = Spare (0 = Mask, 1 = Allow) Bit 0 = -12 V Alarm
<1>
Alarm 2 Mask
<1>
Alarm 3 Mask
<1>
Alarm 4 Mask
<1>
Common Alarm 1
TM121 Rev. 1.1
4-13
User Interfaces
Mask
Bit 1 = +12 V Alarm Bit 2 = +5 V Alarm Bit 3 = Temperature Bit 4 = Interface FPGA Fault Bit 5 = Battery Fault Bit 6 = RAM/ROM Fault Bit 7 = Spare (0 = Mask, 1 = Allow) Set to Zero Unsigned Binary Number of Bits in Measurement Period, in Powers 6 of Ten (ex: 6 = 10 Bits) 24 ASCII Characters 0 = Disabled, 1 = Enabled
<1> <1>
Reserved BER Measure Period Rx Circuit ID Rx Terrestrial Loopback Rx Baseband Loopback Rx IF Loopback Reserved Data Invert
<24> <1>
<1>
0 = Disabled, 1 = Enabled
*<1> <1> <1>
0 = Disabled, 1 = Enabled Ignore 0 = Normal, 1 = Invert Note: The following byte applies only if an Asynchronous, IDR or IBS Interface is installed. If not, ignore.
*<1>
Async Framing
0 = No Framing, 1 = 1/16 Async, 2 = 1/16 IBS, 3 = 96 Kbit IDR Note: The following byte applies only if an asynchronous interface card is installed. If not, ignore.
*<1>
Async Baud Rate
0 = 1200, 1 = 2400, 2 = 4800, 3 = 9600, 4 = 19200, 5 = 50, 6 = 110, 7 = 300, 8 = 600 Note: The following byte applies only if an asynchronous interface card is installed. If not, ignore.
*<1>
Async Port Type
0 = RS-232, 1 = RS-485 Note: The following byte applies only if an asynchronous interface card is installed. If not, ignore.
*<1>
Async Terrestrial Interface Type
0 = V.35, 1 = RS-422, 2 = RS-232
Note: The following byte applies only if a synchronous Multiprotocol interface card is installed. If not, ignore. *<1> Multiprotocol Interface Card Interface Type 0 = V.35, 1 = RS-422, 2 = RS-232
4-14
TM121 Rev. 1.1
User Interfaces
Note: The following byte applies only if a symmetric G.703 interface card is installed. If not, ignore. *<1> G.703 Interface Type 0 = G703T1AMI, 1 = G703T1B8ZS, 2 = G703BE1, 3 = G703UE1
Note: The following byte applies to all DMD2401 modems, regardless of interface type. <1> BPSK Symbol Pairing 0 = Normal, 1 = Swapped
Note: The following byte applies only if an IDR OR IBS interface card is installed. If not, ignore. <1> Receive Mode 0 = Closed Net Mode, 1 = IDR Mode, 2 = IBS Mode, 3 = D&I Mode Note: The following byte applies only if an IDR OR IBS interface card is installed and the Receive Mode is set to IDR Mode. If not, ignore *<1> T1/E1 Frame Source 0 = Internal, 1 = External
Note: The following byte applies only if an IDR OR IBS interface card is installed and the Receive Mode is set to IDR Mode. If not, ignore *<1> Receive IDR Overhead Mode 0 = Voice, 1 = 64 K Data
Note: The following byte applies only if an IDR OR IBS interface card is installed and the Receive Mode is set to IDR Mode. If not, ignore *<1> Receive IDR / IBS Backward Alarms Mask Bit 0 = IDR Backward Alarm 1 / IBS Backward Alarm Bit 1 = IDR Backward Alarm 2 Bit 2 = IDR Backward Alarm 3 Bit 3 = IDR Backward Alarm 4 Bits 4 - 7 = Spares (0 = Mask, 1 = Allow) Note: The following byte applies only if an IDR OR IBS interface card is installed and the Receive Mode is set to IDR Mode. If not, ignore *<1> Interface Type
If G.703 Daughter Card Installed

0 = G.703 Unbalanced E1, 1 = G.703 Balanced E1, 2 = G.703 T1, B8ZS If synchronous Multiprotocol daughter card is installed: 0 = V.35, 1 = RS-422, 2 = RS-232
TM121 Rev. 1.1
4-15
User Interfaces
Note: The following two bytes apply only if an IDR OR IBS interface card is installed and the Receive Mode is set to IDR Mode. If not, ignore *<2> Receive ESC Audio #1 Volume -20 to +10, Signed Binary Value in dB
Note: The following two bytes apply only if an IDR OR IBS interface card is installed and the Receive Mode is set to IDR Mode. If not, ignore *<2> Receive ESC Audio #2 Volume Alarm 5 Mask -20 to +10, Signed Binary Value in dB
*<1>
Bit 0 = IBS Satellite Multiframe Fault Bit 1 = IBS Satellite Frame Fault Bit 2 = Spare Bit 3 = IBS Alarm if BER < 10-03 Bit 4 = IBS Prompt Alarm Bit 5 = IBS Service Alarm Bit 6 = Turbo Codec Lock Fault Bit 7 = Spare (0 = Mask, 1 = Allow) 0 = Disable, 1 = T1-D4, 2 = T1-ESF, 3 = PCM-30, 4 = PCM-30C, 5 = PCM-31, 6 = PCM-31C, 7 = T1-SLC96, 8 = T1-D4-S, 9 = T1-ESF-S Mapping of Satellite Channels to insert Terrestrial Timeslots Bit 0 = Frame Lock Fault Bit 1 = Multiframe Lock Fault Bit 2 = CRC Lock Fault. Valid only in T1-ESF and E1 CRC enabled Bit 3 = T1 Yellow Alarm Received Bit 4 = E1 FAS Alarm Received Bit 5 = E1 MFAS Alarm Received Bit 6 = E1 CRC Alarm Received Bit 7 = CRC Calculation Fault (0 = Mask, 1 = Allow) Bit 0 = Backward Alarm Received from Satellite Bits 1 7 = Spares (0 = Mask, 1 = Allow) Force D&I Terrestrial Backward Alarm to be Trans (0 = Not Forced, 1 = Forced)
*<1>
Insert Mode
*<30> *<1>
Insert Map Insert Alarm Mask
*<1>
Insert Back Alarm Mask
*<1>
Force Terrestrial Back Alarm

Insert Edit Map Rx Impedance
1
*<30> *<1>
<1> <1>
Revision Number Alarm 1
0 = 75 ohms, 1 = 50 Ohms Status Bytes Decimal Point Implied Bit 0 = Receive Processor Fault Bit 1 = Signal Lock Fault Bit 2 = Receive Satellite AIS Fault Bit 3 = Rx AGC Input Level Fault
4-16
TM121 Rev. 1.1
User Interfaces
Bit 4 = Reed-Solomon Sync Fault Bit 5 = Reed-Solomon Excessive Errors Fault Bit 6 = Reed-Solomon Uncorrectable Word Fault Bit 7 = Receive Forced Alarm (0 = Pass, 1 = Fail) <1> Alarm 2 Bit 0 = Buffer Underflow Bit 1 = Buffer Overflow Bit 2 = Buffer Under 10% Bit 3 = Buffer Over 90% Bit 4 = Receive FPGA Fault Bit 5 = Rx LNB Fault, LBST Only Bits 6 - 7 Spares (0 = Pass, 1 = Fail) Bit 0 = IF Synthesizer Lock Detect Fault Bit 1 = Rx Oversample PLL Lock Detect Fault Bit 2 = Buffer Clock PLL Lock Detect Fault Bit 3 = Viterbi Decoder Lock Fault Bit 4 = Sequential Decoder Lock Fault Bit 5 = Rx 2047 Test Pattern Lock Fault Bit 6 = External Reference PLL Lock Fault Bit 7 = Frame Sync/Multiframe Sync Fault (0 = Pass, 1 = Fail) Bit 0 = Buffer Clock Activity Detect Fault Bit 1 = External BNC Activity Detect Fault Bit 2 = Rx Satellite Clock Activity Detect Fault Bit 3 = External Reference PLL Activity Fault Bit 4 = High Stability Activity Detect Fault Bit 5 = High Stability PLL Fault Bit 6 = Eb/No Threshold Fault Bit 7 = Spare (0 = Pass, 1 = Fail) Bit 0 = -12 V Alarm Bit 1 = +12 V Alarm Bit 2 = +5 V Alarm Bit 3 = Temperature Bit 4 = Interface FPGA Fault Bit 5 = Battery Fault Bit 6 = RAM/ROM Fault Bit 7 = Spare (0 = Pass, 1 = Fail) Ignore Bit 0 = Receive Processor Fault Bit 1 = Signal Lock Fault Bit 2 = Receive Satellite AIS Fault Bit 3 = Rx AGC Input Level Fault Bit 4 = Reed-Solomon Sync Fault Bit 5 = Reed-Solomon Excessive Errors Fault Bit 6 = Reed-Solomon Uncorrectable Word Fault Bit 7 = Receive Forced Alarm (0 = Pass, 1 = Fail)
<1>
Alarm 3
<1>
Alarm 4
<1>
Common Alarm
<1> <1>
Reserved Latched Alarm 1
TM121 Rev. 1.1
4-17
User Interfaces
<1>
Latched Alarm 2
Bit 0 = Buffer Underflow Bit 1 = Buffer Overflow Bit 2 = Buffer Under 10% Bit 3 = Buffer Over 90% Bit 4 = Receive FPGA Fault Bit 5 = Rx LNB Fault, LBST Only Bits 6 - 7 = Spares (0 = Pass, 1 = Fail) Bit 0 = IF Synthesizer Lock Detect Fault Bit 1 = Rx Oversample PLL Lock Detect Fault Bit 2 = Buffer Clock PLL Lock Detect Fault Bit 3 = Viterbi Decoder Lock Fault Bit 4 = Sequential Decoder Lock Fault Bit 5 = Rx 2047 Test Pattern Lock Fault Bit 6 = External Reference PLL Lock Fault Bit 7 = Frame Sync Fault (0 = Pass, 1 = Fail) Bit 0 = Buffer Clock Activity Detect Fault Bit 1 = External BNC Activity Detect Fault Bit 2 = Rx Satellite Clock Activity Detect Fault Bit 3 = External Reference PLL Activity Fault Bit 4 = High Stability Activity Detect Fault Bit 5 = High Stability PLL Fault Bit 6 = Eb/No Threshold Fault Bit 7 = Spare (0 = Pass, 1 = Fail) Bit 0 = -12 V Alarm Bit 1 = +12 V Alarm Bit 2 = +5 V Alarm Bit 3 = Temperature Bit 4 = Interface FPGA Fault Bit 5 = Battery Fault Bit 6 = RAM/ROM Fault Bit 7 = Spare (0 = Pass, 1 = Fail) Ignore Unsigned Binary Value Unsigned Binary Value
<1>
Latched Alarm 3
<1>
Latched Alarm 4
<1>
Latched Comm. Alarm
<1> <4> <4>
Reserved Error Counter Test 2047 Error Counter Raw BER Mantissa Corrected BER Mantissa Eb/No Offset Frequency
<2>
Bytes 1 - 2 = Unsigned Binary Value Raw BER
<2>
Bytes 1 - 2 = Unsigned Binary Value Corrected BER
<2> <4>
Unsigned Binary Value, 2 Decimal Places Implied Unsigned Binary Value in Hz, Pos/Neg Indicated Below
4-18
TM121 Rev. 1.1
User Interfaces
<2>
Test 2047 Mantissa Raw BER Exponent Corrected BER Exponent Test 2047 BER Exponent Offset Frequency Sign BER/EbNo Status
Bytes 1 - 2 = Unsigned Binary Value Test 2047 BER
<1>
Byte 3 = Unsigned Binary Value Exponent
<1>
<1>
<1>
0 = Offset Frequency Pos, 1 = Offset Frequency Neg
<1>
Bit 0 = Raw BER and Corrected BER Status (1 = Valid) Bit 1 = Test 2047 BER Status (1 = Valid) Bits 2 - 3 = EbNo Status (0 = EbNo is Invalid, 1 = EbNo is Valid, 2 = EbNo is Smaller Than Indicated Value, 3 = EbNo is Greater Than Indicated Value) Bit 4 = Raw BER Counter Overflow (1 = overflow condition) Bit 5 = Test 2047 BER Counter Overflow (1 = overflow condition) Bits 6 & 7 = Spares Unsigned Binary Value Representing % Buffer Full (0 - 100 in 1% Steps) Unsigned Binary Value in -1 dB Steps, Negative Sign Implied Signed Binary (0 = Equal to, 1 = Greater Than, -1 = Less Than Value in -1 dB Steps, Negative Sign Implied) Bit 0 = IBS Satellite Multiframe Loss Bit 1 = IBS Satellite Frame Loss Bit 2 = Spare Bit 3 = IBS Alarm if BER < 10-03 Bit 4 = IBS Prompt Alarm Bit 5 = IBS Service Alarm Bit 6 = Turbo Codec Lock Fault Bit 7 = Spare (0 = Pass, 1 = Fail) Bit 0 = IBS Backward Alarm or IDR Backward Alarm 1 Bit 1 = IDR Backward Alarm 2 Bit 2 = IDR Backward Alarm 3 Bit 3 = IDR Backward Alarm 4 Bits 4 7 = Spares (0 = Pass, 1 = Fail) Bit 0 = IBS Satellite Multiframe Loss Bit 1 = IBS Satellite Frame Loss Bit 2 = Spare Bit 3 = IBS Alarm if BER < 10-03 Bit 4 = IBS Prompt Alarm Bit 5 = IBS Service Alarm
<1>
Buffer Percent Full
<1> <1>
Input Level Input Level State
*<1>
Alarm 5
*<1>
Backward Alarms
*<1>
Latched Alarms 5
TM121 Rev. 1.1
4-19
User Interfaces
Bit 6 = Turbo Codec Lock Fault Bit 7 = Spare (0 = Pass, 1 = Fail) <1> *<1> Control Mode Insert Alarms 0 = Front Panel, 1 = Terminal, 2 = Computer RLLP Bit 0 = Frame Lock Fault Bit 1 = Multiframe Lock Fault Bit 2 = CRC Lock Fault. Valid only in T1-ESF and E1 CRC enabled Bit 3 = T1 Yellow Alarm Received Bit 4 = E1 FAS Alarm Received Bit 5 = E1 MFAS Alarm Received Bit 6 = E1 CRC Alarm Received Bit 7 = CRC Calculation Fault (0 = Pass, 1 = Fail) Bit 0 = Backward Alarm Received from Satellite Bits 1 7 = Spares (0 = Pass, 1 = Fail) In Hex, decimal point implied. Binary value, 1 sps steps Query a Demodulators Status Query response Decimal Point Implied Bit 0 = Receive Processor Fault Bit 1 = Signal Lock Fault Bit 2 = Receive Satellite AIS Fault Bit 3 = Rx AGC/Input Level Fault Bit 4 = Reed-Solomon Sync Fault Bit 5 = Reed-Solomon Excessive Errors Fault Bit 6 = Reed-Solomon Uncorrectable Word Fault Bit 7 = Receive Forced Alarm (0 = Pass, 1 = Fail) Bit 0 = Buffer Underflow Bit 1 = Buffer Overflow Bit 2 = Buffer Under 10% Bit 3 = Buffer Over 90% Bit 4 = Receive FPGA Configuration Fault Bit 5 = Rx LNB Fault, LBST Only Bits 6 - 7 = Spares (0 = Pass, 1 = Fail) Bit 0 = IF Synthesizer Lock Detect Fault Bit 1 = Rx Oversample PLL Lock Detect Fault Bit 2 = Buffer Clock PLL Lock Detect Fault Bit 3 = Viterbi Decoder Lock Fault Bit 4 = Sequential Decoder Lock Fault Bit 5 = Rx 2047 Test Pattern Lock Fault Bit 6 = External Reference PLL Lock Fault Bit 7 = Frame Sync/Multiframe Sync Fault
*<1>
Insert Back Alarm
<1> <4>
AGC Voltage Symbol Rate
Opcode: <240Ch>
<1> <1>
Revision Number Alarm 1
<1>
Alarm 2
<1>
Alarm 3
4-20
TM121 Rev. 1.1
User Interfaces
(0 = Pass, 1 = Fail) <1> Alarm 4 Bit 0 = Buffer Clock Activity Detect Fault Bit 1 = External BNC Activity Detect Fault Bit 2 = Rx Satellite Clock Activity Detect Fault Bit 3 = External Reference PLL Activity Fault Bit 4 = High Stability Activity Detect Fault Bit 5 = High Stability PLL Fault Bit 6 = Eb/No Threshold Fault Bit 7 = Spare (0 = Pass, 1 = Fail) Bit 0 = -12 V Alarm Bit 1 = +12 V Alarm Bit 2 = +5 V Alarm Bit 3 = Temperature Fault Bit 4 = Interface FPGA Fault Bit 5 = Battery Fault Bit 6 = RAM/ROM Fault Bit 7 = Spare (0 = Pass, 1 = Fail) Ignore Bit 0 = Receive Processor Fault Bit 1 = Signal Lock Fault Bit 2 = Receive Satellite AIS Fault Bit 3 = Rx AGC Input Level Fault Bit 4 = Reed-Solomon Sync Fault Bit 5 = Reed-Solomon Excessive Errors Fault Bit 6 = Reed-Solomon Uncorrectable Word Fault Bit 7 = Receive Forced Alarms (0 = Pass, 1 = Fail) Bit 0 = Buffer Underflow Bit 1 = Buffer Overflow Bit 2 = Buffer Under 10% Bit 3 = Buffer Over 90% Bit 4 = Rx FPGA Configuration Fault Bit 5 = Rx LNB Fault, LBST Only Bits 6 - 7 = Spares (0 = Pass, 1 = Fail) Bit 0 = IF Synthesizer Lock Detect Fault Bit 1 = Rx Oversample PLL Lock Detect Fault Bit 2 = Buffer Clock PLL Lock Detect Fault Bit 3 = Viterbi Decoder Lock Fault Bit 4 = Sequential Decoder Lock Fault Bit 5 = Rx 2047 Test Pattern Lock Fault Bit 6 = External Reference PLL Lock Fault Bit 7 = Frame Sync/Multiframe Sync Fault (0 = Pass, 1 = Fail) Bit 0 = Buffer Clock Activity Detect Fault Bit 1 = External BNC Activity Detect Fault Bit 2 = Rx Satellite Clock Activity Detect Fault
<1>
Common Alarm
<1> <1>
Reserved Latched Alarm 1
<1>
Latched Alarm 2
<1>
Latched Alarm 3
<1>
Latched Alarm 4
TM121 Rev. 1.1
4-21
User Interfaces
Bit 3 = External Reference PLL Activity Fault Bit 4 = High Stability Activity Detect Fault Bit 5 = High Stability PLL Fault Bit 6 = Eb/No Threshold Fault Bit 7 = Spare (0 = Pass, 1 = Fail) <1> Latched Common Alarm Bit 0 = -12 V Alarm Bit 1 = +12 V Alarm Bit 2 = +5 V Alarm Bit 3 = Temperature Fault Bit 4 = Interface FPGA Fault Bit 5 = Battery Fault Bit 6 = RAM/ROM Fault Bit 7 = Spare (0 = Pass, 1 = Fail) Ignore Unsigned Binary Value Unsigned Binary Value
<1> <4> <4>
Reserved Error Counter Test 2047 Error Counter Raw BER Mantissa Corrected BER Mantissa EbNo Offset Frequency Test 2047 BER Mantissa Raw BER Exponent Corrected BER Exponent Test 2047 BER Exponent Offset Frequency Sign BER/EbNo Status
<2>
Bytes 1 - 2 = Unsigned Binary Value Raw BER
<2>
<2> <4> <2>
Unsigned Binary Value, 2 Decimal Places Implied Unsigned Binary Value in Hz, Pos/Neg Indicated Below Bytes 1 - 2 = Unsigned Binary Value Test 2047 BER
<1>
<1>
<1>
<1>
0 = Offset Frequency Pos, 1 = Offset Frequency Neg
<1>
Bit 0 = Raw BER and Corrected BER Status (1 = Valid) Bit 1 = Test 2047 BER Status (1 = Valid) Bits 2 - 3 = EbNo Status (0 = EbNo is Invalid, 1 = EbNo is Valid, 2 = EbNo is Smaller Than Indicated Value, 3 = EbNo is Greater Than Indicated Value) Bit 4 = Raw BER Counter Overflow (1 = overflow condition) Bit 5 = Test 2047 BER Counter Overflow (1 = overflow condition)
4-22
TM121 Rev. 1.1
User Interfaces
Bits 6 & 7 = Spares <1> Buffer Percent Full Input Level Input Level State Unsigned Binary Value Representing % Buffer Full (0 - 100 in 1% steps) Unsigned Binary Value in -1 dB Steps, Negative Sign Implied Signed Binary (0 = Equal to, 1 = Greater Than, -1 = Less Than Value in -1 dB Steps, Negative Sign Implied) Bit 0 = IBS/IDR Satellite Multiframe Sync Loss Bit 1 = IBS/IDR Satellite Frame Sync Loss Bit 2 = Spare Bit 3 = IBS BER Alarm Bit 4 = IBS Prompt Alarm Bit 5 = IBS Service Alarm Bit 6 = Turbo Codec Lock Fault Bit 7 = Spare (0 = Pass, 1 = Fail) Bit 0 = IBS Backward Alarm or IDR Backward Alarm 1 Bit 1 = IDR Backward Alarm 2 Bit 2 = IDR Backward Alarm 3 Bit 3 = IDR Backward Alarm 4 Bits 4 - 7 = Spares (0 = Pass, 1 = Fail) Bit 0 = IBS/IDR Satellite Multiframe Sync Loss Bit 1 = IBS/IDR Satellite Frame Sync Loss Bit 2 = Spare Bit 3 = IBS BER Alarm Bit 4 = IBS Prompt Alarm Bit 5 = IBS Service Alarm Bit 6 = Turbo Codec Lock Fault Bit 7 = Spare (0 = Pass, 1 = Fail) 0 = Front Panel, 1 = Terminal, 2 = Computer RLLP Bit 0 = Frame Lock Fault Bit 1 = Multiframe Lock Fault Bit 2 = CRC Lock Fault. Valid only in T1-ESF and E1 CRC enabled Bit 3 = T1 Yellow Alarm Received Bit 4 = E1 FAS Alarm Received Bit 5 = E1 MFAS Alarm Received Bit 6 = E1 CRC Alarm Received Bit 7 = CRC Calculation Fault (0 = Pass, 1 = Fail) Bit 0 = Backward Alarm Received from Satellite Bits 1 7 = Spares (0 = Pass, 1 = Fail) In Hex, decimal point implied. Binary value, 1 sps steps
<1> <1>
*<1>
Alarm 5
*<1>
Backward Alarms
*<1>
Latched Alarm 5
<1> *<1>
Control Mode Insert Alarms
*<1>
Insert Back Alarm
<1> <4>
AGC Voltage Symbol Rate
TM121 Rev. 1.1
4-23
User Interfaces
Opcode: <2406h>
Query a Demodulators Latched Alarms Query response Bit 0 = Receive Processor Fault Bit 1 = Signal Lock Fault Bit 2 = Receive Satellite AIS Fault Bit 3 = Rx AGC Input Level Fault Bit 4 = Reed-Solomon Sync Fault Bit 5 = Reed-Solomon Excessive Errors Fault Bit 6 = Reed-Solomon Uncorrectable Word Fault Bit 7 = Receive Forced Alarm (0 = Pass, 1 = Fail) Bit 0 = Buffer Underflow Bit 1 = Buffer Overflow Bit 2 = Buffer Under 10% Bit 3 = Buffer Over 90% Bit 4 = Receive FPGA fault Bit 5 = Rx LNB Fault, LBST Only Bits 6 -7 = Spares (0 = Pass, 1 = Fail) Bit 0 = IF Synthesizer Lock Detect Fault Bit 1 = Rx Oversample PLL Lock Detect Fault Bit 2 = Buffer Clock PLL Lock Detect Fault Bit 3 = Viterbi Decoder Lock Fault Bit 4 = Sequential Decoder Lock Fault Bit 5 = Rx 2047 Test Pattern Lock Fault Bit 6 = External Reference PLL Lock Fault Bit 7 = Frame Sync/Multiframe Sync Fault (0 = Pass, 1 = Fail) Bit 0 = Buffer Clock Activity Detect Fault Bit 1 = External BNC Activity Detect Fault Bit 2 = Rx Satellite Clock Activity Detect Fault Bit 3 = External Reference PLL Activity Fault Bit 4 = High Stability Activity Detect Fault Bit 5 = High Stability PLL Fault Bit 6 = Eb/No Threshold Fault Bit 7 = Spare (0 = Pass, 1 = Fail) Bit 0 = -12 V Alarm Bit 1 = +12 V Alarm Bit 2 = +5 V Alarm Bit 3 = Temperature Fault Bit 4 = Interface FPGA Fault Bit 5 = Battery Fault Bit 6 = RAM/ROM Fault Bit 7 = Spare (0 = Pass, 1 = Fail) Bit 0 = IBS/IDR Satellite Multiframe Sync Loss Bit 1 = IBS/IDR Satellite Frame Sync Loss Bit 2 = Spare
<1>
Latched Alarm 1
<1>
Latched Alarm 2
<1>
Latched Alarm 3
<1>
Latched Alarm 4
<1>
Latched Comm. Alarm 1
*<1>
Latched Alarm 5
4-24
TM121 Rev. 1.1
User Interfaces
Bit 3 = IBS BER Alarm Bit 4 = IBS Prompt Alarm Bit 5 = IBS Service Alarm Bit 6 = Turbo Codec Lock Fault Bit 7 = Spare (0 = Pass, 1 = Fail) Opcode: <2409h> Query a Demodulators Current Alarms Query response Bit 0 = Receive Processor Fault Bit 1 = Signal Lock Fault Bit 2 = Receive Satellite AIS Fault Bit 3 = Rx AGC/Input Level Fault Bit 4 = Reed-Solomon Sync Fault Bit 5 = Reed-Solomon Excessive Errors Fault Bit 6 = Reed-Solomon Uncorrectable Word Fault Bit 7 = Receive Forced Alarm (0 = Pass, 1 = Fail) Bit 0 = Buffer Underflow Bit 1 = Buffer Overflow Bit 2 = Buffer Under 10% Bit 3 = Buffer Over 90% Bit 4 = Receive FPGA Fault Bit 5 = Rx LNB Fault, LBST Only Bits 6 - 7 Spares (0 = Pass, 1 = Fail) Bit 0 = IF Synthesizer Lock Detect Fault Bit 1 = Rx Oversample PLL Lock Detect Fault Bit 2 = Buffer Clock PLL Lock Detect Fault Bit 3 = Viterbi Decoder Lock Fault Bit 4 = Sequential Decoder Lock Fault Bit 5 = Rx 2047 Test Pattern Lock Fault Bit 6 = External Reference PLL Lock Fault Bit 7 = Frame Sync Fault (0 = Pass, 1 = Fail) Bit 0 = Buffer Clock Activity Detect Fault Bit 1 = External BNC Activity Detect Fault Bit 2 = Rx Satellite Clock Activity Detect Fault Bit 3 = External Reference PLL Activity Fault Bit 4 = High Stability Activity Detect Fault Bit 5 = High Stability PLL Fault Bit 6 = Eb/No Threshold Fault Bit 7 = Spare (0 = Pass, 1 = Fail) Bit 0 = -12 V Alarm Bit 1 = +12 V Alarm Bit 2 = +5 V Alarm Bit 3 = Temperature Fault Bit 4 = Interface FPGA Fault Bit 5 = Battery Fault Bit 6 = RAM/ROM Fault
<1>
Alarm 1
<1>
Alarm 2
<1>
Alarm 3
<1>
Alarm 4
<1>
Common Alarm 1
TM121 Rev. 1.1
4-25
User Interfaces
Bit 7 = Spare (0 = Pass, 1 = Fail) *<1> Alarm 5 Bit 0 = IBS/IDR Satellite Multiframe Sync Loss Bit 1 = IBS/IDR Satellite Frame Sync Loss Bit 2 = Spare Bit 3 = IBS BER Alarm Bit 4 = IBS Prompt Alarm Bit 5 = IBS Service Alarm Bit 6 = Turbo Codec Lock Fault Bit 7 = Spare (0 = Pass, 1 = Fail) Bit 0 = Frame Lock Fault Bit 1 = Multiframe Lock Fault Bit 2 = CRC Lock Fault. Valid only in T1-ESF and E1 CRC enabled Bit 3 = T1 Yellow Alarm Received Bit 4 = E1 FAS Alarm Received Bit 5 = E1 MFAS Alarm Received Bit 6 = E1 CRC Alarm Received Bit 7 = CRC Calculation Fault (0 = Pass, 1 = Fail) Query a Demodulators Eb/No, BER, Level, and AGC Voltage Query response Bytes 1 - 2 = Unsigned Binary Value Raw BER
*<1>
Insert Alarms
Opcode: <240Dh>
<2>
Raw BER Mantissa Corrected BER Mantissa EbNo Raw BER Exponent Corrected BER Exponent BER/EbNo Status
<2>
<2> <1>
Unsigned Binary Value, 2 Decimal Places Implied Byte 3 = Unsigned Binary Value Exponent
<1>
<1>
Bit 0 = Raw BER and Corrected BER Status (1 = Valid) Bit 1 = Test 2047 BER Status (1 = Valid) Bits 2 - 3 = EbNo Status (0 = EbNo is Invalid, 1 = EbNo is Valid, 2 = EbNo is Smaller Than Indicated Value, 3 = EbNo is Greater Than Indicated Value) Bit 4 = Raw BER Counter Overflow (1 = overflow condition) Bit 5 = Test 2047 BER Counter Overflow (1 = overflow condition) Bits 6 & 7 = Spares Binary Value in -1 dB Steps, Negative Sign Implied Signed Binary (0 = Equal to, 1 = Greater Than, -1 = Less Than Value in -1 dB Steps, Negative Sign Implied) In Hex, decimal point implied.
<1> <1>
<1>
Input Level Input Level State

AGC Voltage
4-26
TM121 Rev. 1.1
User Interfaces
Opcode: <2437h>
Query a Demodulators Lock Status Query response Bit 0 = Demod Chipset Lock (0 = Unlocked, 1 = Locked) Bit 1 = Viterbi Lock (0 = Unlocked, 1 = Locked) Bit 2 = Reed-Solomon Lock (0 = Unlocked, 1 = Locked) Bit 3 = Sequential Lock (0 = Unlocked, 1 = Locked) Bits 4 7 = Spares (Decoders not in use default to locked state) Command a Demodulators Configuration Binary Value, 1 Hz Steps Binary Value, 1 BPS Steps Sweep Limits, Max of 42 kHz Unsigned Binary Value in Hz
<1>
Lock Status
Opcode: <2A00h> <4> <4> <1> <4> Frequency Data Rate
Sweep Boundary External Reference Freq. Reference Source Input Level Limit Demodulation Type Convolutional Decoder
<1>
0 = Internal, 1 = External Lower Level Limit, Binary Value, 1 dB Steps, Negative Sign Implied 0 = QPSK, 1 = BPSK, 2 = 8PSK, 4 = OQPSK
<1> <1>
<1>
0 = None, 1 = Viterbi 1/2 Rate, 3 = Viterbi 3/4 Rate, 5 = Viterbi 7/8 Rate, 7 = Sequential 1/2 Rate, 9 = Sequential 3/4 Rate, 11 = Sequential 7/8 Rate, 14 = Trellis 2/3, 20 = TPC 0.793 2D, 21 = TPC 0.495 3D 0 = Disable, 1 = Enable Unsigned Binary Unsigned Binary Note: Always set to Zero; as the T value is calculated from N and K. Unsigned Binary, 4 or 8
<1> <1> <1> <1>
Reed-Solomon Reed-Solomon N Reed-Solomon K Reed-Solomon T
<1>
RS Interleaver Depth Differential Decoder Descrambler Control Descrambler Type
<1>
0 = Off, 1 = On
<1>
0 = Disable, 1 = Enable
<1>
0 = None, 1 = IBS Scrambler, 2 = V35_IESS, 3 = V35_CCITT, 4 = V35_EFDATA, 6 = OM73, 7 = Reed Solomon Scrambler, 8 = V35_EFRS, 9 = TPC Scrambler
TM121 Rev. 1.1
4-27
User Interfaces
<1> <4>
0 = Normal, 1 = Inverted Byte 1 2 = Buffer Size in ms Byte 3 - 4 = Buffer Size in Bytes 0 = External, 1 = Internal, 2 = EXC, 3 = RX SAT 0 = Normal, 1 = Inverted
<1> <1>
Buffer Clock Buffer Clock Polarity Operating Mode Alarm 1 Mask
<1> <1>
0 = Normal, 1 = 2047 Test Bit 0 = Receive Processor Fault Bit 1 = Signal Lock Fault Bit 2 = Receive Satellite AIS Fault Bit 3 = Rx AGC Level Fault Bit 4 = Reed-Solomon Sync Fault Bit 5 = Reed-Solomon Excessive Errors Fault Bit 6 = Reed-Solomon Uncorrectable Word Fault Bit 7 = Receive Forced Alarm (0 = Mask, 1 = Allow) Bit 0 = Buffer Underflow Bit 1 = Buffer Overflow Bit 2 = Buffer Under 10% Bit 3 = Buffer Over 90% Bit 4 = Receive FPGA Configuration Fault Bit 5 = Rx LNB Fault, LBST Only Bit 6 - 7 = Spares (0 = Mask, 1 = Allow) Bit 0 = IF Synthesizer Lock Detect Fault Bit 1 = Rx Oversample PLL Lock Detect Fault Bit 2 = Buffer Clock PLL Lock Detect Fault Bit 3 = Viterbi Decoder Lock Fault Bit 4 = Sequential Decoder Lock Fault Bit 5 = Rx 2047 Test Pattern Lock Fault Bit 6 = External Reference PLL Lock Fault Bit 7 = Frame Sync Fault (0 = Mask, 1 = Allow) Bit 0 = Buffer Clock Activity Detect Fault Bit 1 = External BNC Activity Detect Fault Bit 2 = Rx Satellite Clock Activity Detect Fault Bit 3 = External Reference PLL Activity Fault Bit 4 = High Stability Activity Detect Fault Bit 5 = High Stability PLL Fault Bit 6 = Eb/No Threshold Fault Bit 7 = Spare (0 = Mask, 1 = Allow) Bit 0 = -12 V Alarm Bit 1 = +12 V Alarm Bit 2 = +5 V alarm Bit 3 = Temperature Bit 4 = Interface FPGA Fault
<1>
Alarm 2 Mask
<1>
Alarm 3 Mask
<1>
Alarm 4 Mask
<1>
Common Alarm 1 Mask
4-28
TM121 Rev. 1.1
User Interfaces
Bit 5 = Battery Fault Bit 6 = RAM/ROM Fault Bit 7 = Spare (0 = Mask, 1 = Allow) <1> <1> Reserved BER Measure Period Rx Circuit ID Rx Terrestrial Loopback Rx Baseband Loopback Rx IF Loopback Reserved Data Invert Set to Zero Unsigned Binary Number of Bits in Measurement Period in Powers of 6 Ten (ex: 6 = 10 Bits) 24 ASCII Characters 0 = Disabled, 1 = Enabled
<24> <1>
<1>
0 = Disabled, 1 = Enabled
*<1> <1> <1>
0 = Disabled, 1 = Enabled Set to Zero 0 = Normal, 1 = Invert Note: The following byte applies only if an Asynchronous, IDR or IBS Interface is installed. If not, set to zero.
*<1>
Framing
0 = No Framing, 1 = 1/16 Async, 2 = 1/16 IBS, 3 = 96 Kbit IDR Note: The following byte applies only if an asynchronous interface card is installed. If not, set to zero.
*<1>
Async Baud Rate
0 = 1200, 1 = 2400, 2 = 4800, 3 = 9600, 4 = 19200, 5 = 50, 6 = 110, 7 = 300, 8 = 600 Note: The following byte applies only if an asynchronous interface card is installed. If not, set to zero.
*<1>
Async Port Type
0 = RS-232, 1 = RS-485 Note: The following byte applies only if an asynchronous interface card is installed. If not, set to zero.
*<1>
Async Terrestrial Interface Type
0 = V.35, 1 = RS-422, 2 = RS-232
Note: The following byte applies only if a synchronous Multiprotocol interface card is installed. If not, set to zero. *<1> Multiprotocol Interface Card Interface Type 0 = V.35, 1 = RS-422, 2 = RS-232
Note: The following byte applies only if a symmetric G.703 interface card is installed. If not, set to zero.
TM121 Rev. 1.1
4-29
User Interfaces
*<1>
G.703 Interface Type
0 = G703T1AMI, 1 = G703T1B8ZS, 2 = G703BE1, 3 = G703UE1
Note: The following byte applies to all DMD2401 modems, regardless of interface type <1> BPSK Symbol Pairing 0 = Normal, 1 = Swapped
Note: The following byte applies only if an IDR OR IBS interface card is installed. If not, set to zero. <1> Receive Mode 0 = Closed Net Mode, 1 = IDR Mode, 2 = IBS Mode, 3 = Drop & Insert Mode Note: The following byte applies only if an IDR OR IBS interface card is installed and the Receive Mode is set to IDR Mode. If not, set to zero. *<1> T1/E1 Frame Source 0 = Internal, 1 = External
Note: The following byte applies only if an IDR OR IBS interface card is installed and the Receive Mode is set to IDR Mode. If not, set to zero. *<1> Receive IDR Overhead Mode Receive IDR / IBS Backward Alarms Mask 0 = Voice, 1 = 64 K data
*<1>
Bit 0 = IDR Backward Alarm 1 / IBS Backward Alarm Bit 1 = IDR Backward Alarm 2 Bit 2 = IDR Backward Alarm 3 Bit 3 = IDR Backward Alarm 4 Bits 4 - 7 = Spares (0 = Mask, 1 = Allow) Note: The following byte applies only if an IDR OR IBS interface card is installed and the Receive Mode is set to IDR Mode. If not, set to zero.
*<1>
Interface Type
If G.703 daughter card installed: 0 = G.703 Unbalanced E1, 1 = G.703 Balanced E1, 2 = G.703 T1, B8ZS If synchronous Multiprotocol daughter card is installed: 0 = V.35, 1 = RS-422, 2 = RS-232 Note: The following two bytes apply only if an IDR OR IBS interface card is installed and the Receive Mode is set to IDR Mode. If not, set to zero.
*<2>
Receive ESC Audio #1 Volume
-20 to +10, Signed Binary Value in dB
4-30
TM121 Rev. 1.1
User Interfaces
Note: The following two bytes apply only if an IDR OR IBS interface card is installed and the Receive Mode is set to IDR Mode. If not, set to zero. *<2> Receive ESC Audio #2 Volume Alarm 5 Mask -20 to +10, Signed Binary Value in dB
*<1>
Bit 0 = IBS Satellite Multiframe Fault Bit 1 = IBS Satellite Frame Fault Bit 2 = Spare Bit 3 = IBS Alarm if BER < 10-03 Bit 4 = IBS Prompt Alarm Bit 5 = IBS Service Alarm Bit 6 = Turbo Codec Lock Fault Bit 7 = Spare (0 = Mask, 1 = Allow) 0 = Disable, 1 = T1-D4, 2 = T1-ESF, 3 = PCM-30, 4 = PCM-30C, 5 = PCM-31, 6 = PCM-31C, 7 = T1-SLC96, 8 = T1-D4-S, 9 = T1-ESF-S
*<1>
Insert Mode
*<30> *<1>
Insert Map Mapping of Satellite Channels to Insert Terrestrial Timeslots Insert Alarm Mask Bit 0 = Frame Lock Fault Bit 1 = Multiframe Lock Fault Bit 2 = CRC Lock Fault. Valid only in T1-ESF and E1 CRC enabled Bit 3 = T1 Yellow Alarm Received Bit 4 = E1 FAS Alarm Received Bit 5 = E1 MFAS Alarm Received Bit 6 = E1 CRC Alarm Received Bit 7 = CRC Calculation Fault (0 = Mask, 1 = Allow) Bit 0 = Backward Alarm Received from Satellite Bits 1 7 = Spares (0 = Mask, 1 = Allow) Force D&I Terrestrial Backward Alarm to be Trans (0 = Not Forced, 1 = Forced)
*<1>
Insert Back Alarm Mask
*<1>
Force Terrestrial Back Alarm

Insert Edit Map Rx Impedance
1
*<30> *<1>
0 = 75 Ohms, 1 = 50 Ohms Opcode: <2A01h>

<4> Frequency
Command a Demodulators Frequency Unsigned Binary Value in Hz Command a Demodulators Data Rate Unsigned Binary Value in BPS Command a Demodulators Sweep Boundary Set in 1 kHz Steps (Max of 42 kHz) Command a Demodulators Demodulation Type
Opcode: <2A02h>
<4> Data Rate
Opcode: <2A04h>
<1> Sweep Boundary
Opcode: <2A07h>
TM121 Rev. 1.1
4-31
User Interfaces
<1>
Demodulation Type
0 = QPSK, 1 = BPSK, 2 = 8PSK, 4 = OQPSK
Opcode: <2A08h>
<1> Convolutional Decoder
Command a Demodulators Convolutional Decoder 0 = None, 1 = Viterbi 1/2 Rate, 3 = Viterbi 3/4 Rate, 5 = Viterbi 7/8 Rate, 7 = Sequential 1/2 Rate, 9 = Sequential 3/4 Rate, 11 = Sequential 7/8 Rate, 14 = Trellis 2/3, 20 = TPC 0.793 2D, 21 = TPC 0.495 3D Command a Demodulators Differential Decoder 0 = Off, 1 = On
Opcode: <2A09h>
<1>
Differential Decoder
Opcode: <2A0Ah> <1> <1> <1> <1>

<1>
Command a Demodulators Reed-Solomon 0 = Disable, 1 = Enable Unsigned Binary Unsigned Binary Note: Always set to Zero; as the T value is calculated from N and K. Unsigned Binary, 4 or 8
RS Interleaver Depth
Opcode: <2A0Dh>
<1> Descrambler Control
Command a Demodulators Descrambler Control 0 = Disable, 1 = Enable Command a Demodulators Descrambler Type 0 = None, 1 = IBS Scrambler, 2 = V35_IESS, 3 = V35_CCITT, 4 = V35_EFDATA, 6 = OM73, 7 = Reed-Solomon Scrambler, 8 = V35_EFRS, 9 = TPC Scrambler
Opcode: <2A0Eh>
<1>
Descrambler Type
Opcode: <2A0Fh>
<1> Spectrum
Command a Demodulators Spectrum 0 = Normal, 1 = Inverted Command a Demodulators Buffer Clock 0 = External, 1 = Internal, 2 = EXC, 3 = RX SAT Command a Demodulators Buffer Clock Polarity 0 = Normal, 1 = Inverted
Opcode: <2A11h>
<1> Buffer Clock
Opcode: <2A12h>
<1>
Buffer Clock Polarity
Opcode: <2A17h>
Command a Demodulators Operating Mode
4-32
TM121 Rev. 1.1
User Interfaces
<1>
Operating Mode
0 = Stop, 1 = 2047 Test Command a Demodulators BER Exponent Number of Bits in Measurement Period in Powers of Ten (ex: 6 = 10 Bits) Command a Demodulators Terrestrial Loopback 0 = Disabled, 1 = Enabled Command a Demodulators Baseband Loopback 0 = Disabled, 1 = Enabled Command Center Buffer (No Parameters) Command a Demodulators Data Invert 0 = Normal, 1 = Inverted Command a Demodulators Buffer Size Byte 1 - 2 = buffer size in ms OR Byte 3 - 4 = buffer size in bytes (Either ms or bytes must be specified - the other field should be 0xFFFF)
6
Opcode: <2A1Ah>
<1> BER Measure Period
Opcode: <2A1Ch>
<1> Rx Terrestrial Loopback
Opcode: <2A1Dh>
<1> Rx Baseband Loopback
Opcode: <2A20h> Opcode: <2A21h>

<1> Data Invert
Opcode: <2A31h>
<4> Buffer Size
4.4.12.2 Module Queries & Commands

Opcode: <2403h> Query a Modules Identification Query response DD2401/DD2401L Demodulator = 27 Query Time Query response
<1>
<1>
Modem ID
Opcode: <240Eh>
Hour Minute
Second
0 23 0 59 0 59 Query Date Query response
<1>
<1>
Opcode: <240Fh>
<1> <1>
<1>
Year Month
Day
0 99 0 11 0 30
TM121 Rev. 1.1
4-33
User Interfaces
Opcode: <2410h>
Query Time and Date Query response
<1> <1> <1> <1> <1>

<1>
Year Month Day Hour Minute

Second
0 99 0 11 0 30 0 23 0 59 0 59 Query Module Current Alarms Query response Bit 0 = Transmit Processor Fault Bit 1 = Transmit Output Power Level Fault Bit 2 = Transmit Oversample PLL Lock Fault Bit 3 = Composite Clock PLL Lock Fault Bit 4 = IF Synthesizer Lock Fault Bit 5 = Transmit FPGA Configuration Alarm Fault Bit 6 = Transmit Forced Alarm Bit 7 = External Reference PLL Lock Fault (0 = Pass, 1 = Fail) Bit 0 = Terrestrial Clock Activity Detect Fault Bit 1 = Internal Clock Activity Detect Fault Bit 2 = Tx Sat Clock Activity Detect Fault Bit 3 = Tx Data Activity Detect Fault Bit 4 = Terrestrial AIS (Tx Data AIS Detect Fault) Bit 5 = Transmit Ext BNC Clock Activity Detect Fault Bit 6 = Transmit Reed-Solomon Fault Bit 7 = Tx Calibration Fault (0 = Pass, 1 = Fail) Ignored Bit 0 = Receive Processor Fault Bit 1 = Signal Lock Fault Bit 2 = Receive Satellite AIS Fault Bit 3 = Rx AGC/Input Level Fault Bit 4 = Reed-Solomon Sync Fault Bit 5 = Reed-Solomon Excessive Errors Fault Bit 6 = Reed-Solomon Uncorrectable Word Fault Bit 7 = External Reference PLL Lock Fault (0 = Pass, 1 = Fail) Bit 0 = Buffer Underflow Bit 1 = Buffer Overflow Bit 2 = Buffer Under 10% Bit 3 = Buffer Over 90% Bit 4 = Receive FPGA Fault Bit 5 = Rx LNB Fault, LBST Only
Opcode: <240Ah>
*<1>
Modulator Alarm 1 Major Alarm
*<1>
Modulator Alarm 2 Minor Alarm
<1> <1>
Reserved Demodulator Alarm 1
<1>
Demodulator Alarm 2
4-34
TM121 Rev. 1.1
User Interfaces
Bits 6 - 7 = Spares (0 = Pass, 1 = Fail) <1> Demodulator Alarm 3 Bit 0 = IF Synthesizer Lock Detect Fault Bit 1 = Rx Oversample PLL Lock Detect Fault Bit 2 = Buffer Clock PLL Lock Detect Fault Bit 3 = Viterbi Decoder Lock Fault Bit 4 = Sequential Decoder Lock Fault Bit 5 = Rx 2047 Test Pattern Lock Fault Bit 6 = External Reference PLL Lock Fault Bit 7 = Frame Sync Fault (0 = Pass, 1 = Fail) Bit 0 = Buffer Clock Activity Detect Fault Bit 1 = External BNC Activity Detect Fault Bit 2 = Rx Satellite Clock Activity Detect Fault Bit 3 = External Reference PLL Activity Fault Bit 4 = High Stability Activity Detect Fault Bit 5 = High Stability PLL Fault Bit 6 = Eb/No Threshold Fault Bit 7 = Spare (0 = Pass, 1 = Fail) Ignored Bit 0 = -12 V Alarm Bit 1 = +12 V Alarm Bit 2 = +5 V Alarm Bit 3 = Temperature Fault Bit 4 = Interface FPGA Fault Bit 5 = Battery Fault Bit 6 = RAM/ROM Fault Bit 7 = Spare (0 = Pass, 1 = Fail) Ignored Bit 0 = Terrestrial Frame Lock Fault (all modes) Bit 1 = Terrestrial Multiframe Lock Fault (PCM-30 and PCM-30C only) Bit 2 = Terrestrial CRC Lock Fault (PCM-30C and PCM-31C only) Bit 3 = Terrestrial Yellow Alarm Received (T1 only) Bit 4 = Terrestrial FAS Alarm Received (E1 only) Bit 5 = Terrestrial MFAS Alarm Received (PCM-30 and PCM-30C only) Bit 6 = Loss of Terrestrial Signaling (reported by DSP) Bit 7 = Spare (0 = Pass, 1 = Fail) Bit 0 = Frame Lock Fault Bit 1 = Multiframe Lock Fault Bit 2 = CRC Lock Fault. Valid only in T1-ESF and E1 CRC enabled Bit 3 = T1 Yellow Alarm Received Bit 4 = E1 FAS Alarm Received Bit 5 = E1 MFAS Alarm Received Bit 6 = E1 CRC Alarm Received
<1>
Demodulator Alarm 4
<1> <1>
Reserved Common Alarm
<1>
*<1>
Reserved Drop Alarm Status
*<1> Insert Alarms
TM121 Rev. 1.1
4-35
User Interfaces
Bit 7 = CRC Calculation Fault (0 = Pass, 1 = Fail) Opcode: <2600h>

<1> Modem Control Mode
Command a Modems Control Mode 0 = Front Panel, 1 = Terminal, 2 = Computer Command a Modules External Reference Source 0 = Internal, 1 = External Command a Modules External Reference Frequency Unsigned Binary Value in Hz
Opcode: <2616h>
<1> External Ref. Source
Opcode: <261Bh>
<4>
External Ref. Freq.
Opcode: <2C03h> Opcode: <2C04h> <1> <1> <1> Hour Minute Second
Command Clear all Latched Alarms (No Parameters) Command Set Time 0 - 23 0 59 0 59 Command Set Date 0 99 0 11 0 - 30 Command Set Time and Date 0 99 0 11 0 30 0 23 0 59 0 59 Command soft reset the modem to the power-up state (no parameters). Commend Eb/No Threshold Unsigned Binary Value, 0-99, Implied Decimal Point 0.0 through 9.9 dB
Opcode: <2C05h> <1> <1> <1> Year Month

Day
Opcode: <2C06h> <1> <1> <1> <1> <1>

<1>
Year Month Day Hour Minute

Second
Opcode: <2C07h> Opcode: <2C08h> <1> Eb/No Threshold
4-36
TM121 Rev. 1.1
User Interfaces
Opcode: <2C30h>
Command Module Set Default Configuration (No Parameters)
4.4.12.2 Default Values Demodulator

Opcode: <2A00h> Command a Demodulators Configuration
<4> Frequency
70,000,000 Hz 140,000,000 Hz (**) 950,000,000 Hz (Hardware dependant) **Legacy 100-180 MHz only 2,048,000 BPS 25 kHz
<04> <2C> <1D> <80> <08> <58> <3B> <00>

<38> <9F> <D9> <80>
<4> <1>
Data Rate Sweep Boundary
<00> <1F> <40> <00> <19> <00> <98> <96> <80> <00>
<5A>
<4>
<1>
External Reference Ext Reference Source

Input Level Limit
10,000,000 Hz
0 = Internal
<1> <1>
Demodulation Type Convolutional Decoder

-90 dBm <00> 0 = QPSK <01> 1 = Viterbi Rate <00> 0 = Disable 126 112 7 4 <01> 1 = On <01> 1 = Enable <02>
<00> <00> <01>
<1>
<1> <1> <1> <1> <1>
<7E> <70> <07> <04>
RS Interleaver Depth Differential Decoder Descrambler Control Descrambler Type

<1>
<1>
<1>
<1> <4>
2 = V35_IESS
0 = Normal
<1> <1> Buffer Clock <00> <04>
1 msec 4 Bytes
<00>
Buffer Clock
<00>
TM121 Rev. 1.1
4-37
User Interfaces
<1> <1> <1> <1> <1> <1> <1> <1>
Polarity
Operating Mode Alarm 1 Mask Alarm 2 Mask Alarm 3 Mask Alarm 4 Mask Common Alarm 1 Reserved
0 = SCTE 0 = Normal <00> <FF> 0 = Normal No Alarms Masked No Alarms Masked No Alarms Masked No Alarms Masked No Alarms Masked No Alarms Masked 10 Bits
5
<FF> <FF> <FF> <FF> <FF> <05>

<20> <20> <20> <20> <20> <20> <20> <20> <20> <20> <20> <20> <20> <20> <20> <20> <20> <20> <20> <20> <20> <20> <20> <20>
<24>
BER Measure Period

Rx Circuit ID
<1>
24 ASCII Spaces
<1>
Rx Terrestrial Loopback Rx Baseband Loopback

Rx IF Loopback Reserved Data Invert Async Mode Async Baud Rate Async Port Type
<00> <00>
<1> <1> <1> <1> <1> <1> <1>
0 = Disabled
<00> <00>
0 = Disabled
<00> <00> <03>
0 = Disabled
0 = Normal 0 = Async Off 3 = 9600 0 = RS-232
<00> <00> <00> <00>
<1>
Async Terrestrial Interface Type Multiprotocol Interface Type G.703 Interface Type BPSK Symbol Pairing
Receive Mode
<1>
<1>
0 = V.35 <00> 0 = V.35 <00> 0 = G703T1AMI <00>
<1> <1>
<1>
T1/E1 Frame Source 0 = Normal
<1>
4-38
TM121 Rev. 1.1
User Interfaces
Receive IDR Overhead Mode <1>
<00> 0 = Closed Net 0 = Internal <00> <00>
Receive IDR / IBS Backward Alarm Mask

Interface Type
0 = Voice
<2>
<2>
<1> <1> <30>
Receive ESC #1 Volume Receive ESC #2 Volume

Alarm 5 Mask Insert Mode Insert Map
<0000>
0 = G.703 balanced E1 (G.703 Daughter Card or Universal Daughter Card Installed) or V.35 (Synchronous Multiprotocol Daughter Card Installed) 0 dB
<0000>
<FF>
<00> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <FF>
<1>
0 dB
<1> Insert Alarm Mask <1> Insert Backward Alarm Mask <30> Force Terrestrial Backward Alarm Insert Edit Map
No Alarms Masked 0 = Disable
<FF>
<00>
<1>
No Alarms Masked
<01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <01> <00>
Rx Impedance
No Alarms Masked
0 = Not Forced
0 = 75 Ohms
TM121 Rev. 1.1
4-39
User Interfaces
4.13 Terminal Port User Interface

Each demodulator has a Terminal Port Connection (J3) that allows for complete control and monitoring of the demodulator parameters and functions via an RS-232 Serial Interface. The factory default setup parameters are as follows: Emulation Type: Baud Rate: Data Bits: Parity: Stop Bits: VT100 (can be changed) 1900 8 No Parity (Fixed) 1 stop bit
4-40
TM121 Rev. 1.1
User Interfaces
TM121 Rev. 1.1
4-41
Rear Panel Interfaces
5.0
MD2401 Connections
All MD2401 connections are made to labeled connectors, and to any optional interfaces installed in slots located on the rear of the unitnection interfacing to the MD2401 must be the appropriate mating connector. Refer to Figure 5-1 for connector locations.
Shielded cables with the shield terminated to conductive backshells are required in order to meet EMC Directives. Cables with insulation flammability ratings of 94 VO or better are required in order to meet Low Voltage Directives.
Figure 5-1. MD2401 Satellite Demodulator Rear Panel Connectors
5.1
Power
The unit is powered from a 100 240 VAC, 50 60 Hz, 1A source. The switch located on the left hand side (as viewed from the rear of the unit) turns power on and off to the unit. A chassis ground connection can be made at the #10-32 threaded stud located to the lower right of the AC Power Connector.
TM121 Rev. 1.1
5-1
5.2
Terrestrial Data I/F
The Terrestrial Data Terminal Interface Port (J1) is used for synchronous data. It is a Female 25Pin D-Sub Connector. Refer to Table 5-1 for connector pinouts. Table 5-1. Terrestrial Data Terminal Interface Port (J1) - 25-Pin D Female Pin No. 1 3 6 7 8 9 10 16 17 18 20 21 22 23 25 Signal Name Shield RXD-A DSR GND CD-A RXC-B CD-B RXD-B RXC-A TX-232 Unused RX-232 Unused GND Unused RS-232 (Terminal) Demod is Phase Locked Receive Clock Demod is Phase Locked Receive Data Receive Clock RS-232 (Terminal) Receive Data Data Set Ready (Always True) Description Direction --Output Output --Output Output Output Output Output Input --Output -------
5.2.1 Ethernet Data Interface

When equipped with the optional 10/100/1000 Base-T Ethernet interface, the MD2401 provides the same simple plug-and-play functionality found in all Radyne Ethernet Data Interfaces. Theres nothing to configure, no IP Addresses or Subnet masks to worry about, no reconfiguring of LAN equipment, simply plug it in and youre up and running. Any and all types of Ethernet and IP traffic passes transparently through the MD2401 and the embedded Quality of Service (QOS) provides the same functionality as many commercially available QOS switches costing hundreds of dollars. 5.2.1.1 Compatibility The MD2401 Ethernet interface is compatible with all existing Radyne modulators running legacy or enhanced Ethernet bridge applications. This includes the DMD20, DMD2050, and the DMD50. 5.2.1.2 Auto-Crossover, Auto-Polarity, and Auto-Negotiation With these standard features, the 10/100/1000 Base-T interface will automatically connect to the terrestrial LAN at the highest possible rate and you never have to worry about having cross-over or pass-thru cables.
5-2
TM121 Rev. 1.1
5.2.1.3 Automatic Demodulator card detection and dedicated HDLC decoders The MD2401 Ethernet interface automatically detects the presence and operational readiness of each of the demodulator cards. In addition, the interface provides a dedicated HDLC decoder for each demodulator so that received satellite traffic from multiple demodulators is processed simultaneously in real-time. Valid Ethernet packets are output from the individual decoders to the QOS processor as soon as theyre received. 5.2.1.4 Ingress Quality of Service When Ethernet packets arrive simultaneously from two or more demodulators, the Queue Manager accepts the packet from demodulator 1 first, demodulator 2 second, demodulator 3 third, and demodulator 4 last at gigabit rates insuring that all received packets from even the lowest priority demodulator can be accepted and processed before new packets arrive. 5.2.1.5 Egress Quality of Service The Queue Manager determinations the type of QOS information available in each Ethernet packet in real-time and places the packet in the appropriate output queue automatically. This QOS determination is compatible with various industry standards and is performed in the following manner: 1. If the packet contains an optional IEEE 802.3ac tag containing IEEE 802.1p priority information, the information in this tag is used to determine the packets priority. 2. When an IEEE 802.3ac tag is not present a) If the packet contains an IPv4 header, the packets priority is determined by the Type of Service field (RFC 791) or Differentiated Services field (RFC 2474) contained in header. b) If the packet contains an IPv6 header, the Traffic Class field (RFC 2460) is used to determine the packets priority.
5.2.1.6 Prioritized Queues The MD2401 Ethernet Interface maintains four prioritized queues and uses a weighted output scheme to insure that higher priority traffic egresses quickly, while at the same time insuring that lower priority traffic is not stalled indefinitely. Figure 5-2 illustrates these queues, their output weights, and the types of traffic typically assigned to those queues.
TM121 Rev. 1.1
5-3
Network Queue Voice Network Controls Critical Queue Video Controlled Load Immediate Queue Excellent Effort Best Effort Routine Queue Bulk Traffic
8 x Output
4 x Output Packets Out 2 x Output
Packets In
Queue Manager
1 x Output
MD2401 Prioritized Traffic Flow
Figure 5-2. MD2401 Prioritized Traffic Flow
5.3
EXT REF
The External Reference Input (J2) is supplied to allow the customer to phase-lock the demodulators internal oscillator to an external reference. All internally generated frequencies within the modem will attain the stability of the applied external reference. This female BNC Connector accepts a 1.5 5 Vp-p @ 50. The frequency range of the external reference is 1 10 MHz in 8 kHz steps.
5.4
SERIAL CONTROL I/F
The Serial Control Interface Port (J3) is used for remote monitor and control of the demodulator. It is a Female 25-Pin D-Sub Connector. Refer to Table 5-2 for connector pinouts. Table 5-2. Serial Control Interface Port (J3) - 25-Pin D Female P2 No. A6 A7 A8 A9 A17 Pin No. 9 10 16 3 7 GND RXD RS-232 Signal Name TXD RS-485 Signal Name TXD-B TXD-A RXD-B RXD-A GND Direction Output Output Input Input ---
5-4
TM121 Rev. 1.1
J3 Serial Control Interface allows user to directly access each demodulator individually. J5 is the primary mode of serial control. Do not use J3 and J5 simultaneously.
5.5
RX IN
5.5.1 L-Band
The Receive Input (J4) is the 950 1750 MHz Demodulator IF Input. It is a SMA (1) Connector.
5.6 Remote Port

The Remote Port (J5) is an RS-485 used for remote monitor and control of all demodulators. It is a female 9-pin D-Sub connector. Refer to Table 5-3 for connector pinouts. Table 5-3. RS-485 Remote Port 9-Pin Female D-Sub Connector (J5) Pin # 1 5 6 8 9 Signal TX-485B GND TX-485A RX-485B RX-485A Description Transmit Data RS-485 (+) Ground Transmit Data RS-485 (-) Receive Data RS-485 (+) Receive Data RS-485 (-) Direction Output --Output Input Input
The user must set demodulator addresses prior to connecting to remote port. Refer to Section 5.7, Remote Addresses.
TM121 Rev. 1.1
5-5
5.7 Remote Addresses

The demodulator supports up to 16 different remote addresses. Refer to Tables 5-4 and 5-5 for S1 DIP Switch settings for L-Band, and S3 for 70/140 MHz. The S1 DIP switch is located on the main board. Table 5-4. S1/S3 DIP Switches Position 1 off on off on off on off on off on off on off on off on Position 2 off off on on off off on on off off on on off off on on Position 3 off off off off on on on on off off off off on on on on Position 4 off off off off off off off off on on on on on on on on Address in Decimal 32 (default) 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47
Table 5-5. S1 DIP Switches Position 5 off on Control Type RS-485 (default) RS-232
5-6
TM121 Rev. 1.1
TM121 Rev. 1.1
5-7
Maintenance and Troubleshooting
6.0 Periodic Maintenance

The MD2401 Demodulator requires no periodic field maintenance procedures. Should a unit be suspected of a defect in field operations after all interface signals are verified, the correct procedure is to replace the unit with another known working MD2401. If this does not cure the problem, wiring or power should be suspect. There is no external fuse on the MD2401. The fuse is located on the power supply assembly inside the case, and replacement is not intended in the field.
TM121 Rev. 1.1
6-1
6-2
TM121 Rev. 1.1
Technical Specifications
7
BPSK: QPSK: QPSK: QPSK: OQPSK: OQPSK: OQPSK: 8PSK: 1/2 Rate 1/2 Rate 3/4 Rate 7/8 Rate 1/2 Rate 3/4 Rate 7/8 Rate 2/3 Rate 4.8 to 1024 Kbps 9.6 to 2500 Kbps 14.4 to 3750 Kbps 16.8 to 4375 Kbps 9.6 Kbps to 2500 Kbps 14.4 Kbps to 3750 Kbps 16.8 Kbps to 4375 Kbps 64 Kbps to 5000 Kbps
7.0 Introduction
This section defines the technical performance parameters and specifications for the MD2401 Satellite Demodulator.
7.1 Receive Data Rates
Data Rate Setting:
Selectable in 1 bps steps
7.2 Demodulator Specifications

Frequency Range: Input Carrier Level: Acquisition/Tracking: Reacquisition range: IF Input Impedance: Return Loss: FEC: 950 1750 MHz, in 1 Hz steps -20 to -75 dBm 1 kHz to 42 kHz, 1 kHz steps 1 kHz to 42 kHz, 1 kHz steps 50 SMA 14 dB (minimum) Viterbi - 1/2, 3/4, and 7/8 Rate Viterbi, K = 7 BPSK - 2/3 Trellis Legacy Turbo - -.495, 0.793 Rate STD Turbo 21/44, 1/2, 3/4, 7/8 Rate Intelsat V.35, mode selectable 8 bits to 262,144 bits, in 8-bit steps RS-422, RS232 Ethernet 10/100/1000 Base-T (optional)
Descrambler: Data Buffering: Terrestrial Interfaces:
TM121 Rev. 1.1
7-1
7.3
Standard Options
A Reed-Solomon codec Intelsac. Turbo Codec per IESS 315
Concatenated Codec: Turbo Codec:
7.4
Environmental
100 to 240 VAC, 50 to 60 Hz, 1.0 A (IEC 3-Pin Power Connector With Switch) 0 to 50 C, 95% Humidity, Noncondensing -20 to 70 C, 99% Humidity, Noncondensing
Prime Power: Operating Temperature: Storage Temperature:
7.5
Physical
19 W x 15 D x 3.5 H (48.26cm x 43.2cm x 8.89 cm) 9.2 W x 8.6 D (23.36cm x 21.84 cm) 8 pounds (3.6 Kg)
Chassis Size: Demodulator Size: Weight:
7-2
TM121 Rev. 1.1
7.6
BER Charts
SCPC BER Performance B/O/QPSK Viterbi

1.00E-02
V5 V1 & V2 V9
IESS Specification 1/2 Rate Radyne Internal Specification 1/2 Rate Typical 1/2 Rate IESS Specification w/RS 1/2 Rate Radyne Internal Specification w/RS 1/2 Rate Typical w/RS 1/2 Rate IESS Specification 3/4 Rate Radyne Internal Specification 3/4 Rate Typical 3/4 Rate IESS Specification w/RS 3/4 Rate Radyne Internal Specification w/RS 3/4 Rate Typical w/RS 3/4 Rate IESS Specification 7/8 Rate Radyne Internal Specification 7/8 Rate Typical 7/8 Rate Typical w/RS 7/8 Rate 3/4 Rate Standard Tests 3/4 Rate Standard Tests (RS) 7/8 Rate Standard Tests B/O/QPSK Uncoded Theory
1.00E-03
V3 V4 V10 V6 & V8
1.00E-04
1.00E-05
V7
3.0
4.0
5.0
9.0
10.0
11.0
6.0
7.0
8.0
Eb/No (dB)
Figure 7-1. BER Chart Concatenated Reed-Solomon
TM121 Rev. 1.1
7-3
12.0
Bit Error Rate
1.00E-06
1.00E-07
1.00E-08
1.00E-09
1.00E-10
SCPC BER Performance 8PSK Trellis

1.00E-02
T1
1.00E-03
T2
IESS Specification 2/3 Rate Radyne Internal Specification 2/3 Rate Typical 2/3 Rate IESS Specification w /RS 2/3 Rate Radyne Internal Specification w /RS 2/3 Rate Typical w /RS 2/3 Rate 2/3 Rate Standard Tests 8PSK Uncoded Theory
1.00E-04
T3
1.00E-05
3.0
4.0
5.0
6.0
7.0
8.0
9.0
10.0
11.0
Eb/No (dB)
Figure 7-2. BER Chart 8PSK Trellis
7-4
TM121 Rev. 1.1
12.0
Bit Error Rate
1.00E-06
1.00E-07
1.00E-08
1.00E-09
1.00E-10
SCPC BER Performance B/O/QPSK Turbo Product Code

1.00E-02
TPC1
Typical 0.495 Typical 0.793 B/O/QPSK 0.495 Standard Tests B/O/QPSK 0.793 Standard Tests Typical 1/2 Rate Specification 1/2 Rate Typical 3/4 Rate Specification 3/4 Rate Typical 7/8 Rate Specification 7/8 Rate B/O/QPSK 1/2 Rate Standard Tests B/O/QPSK 3/4 Rate Standard Tests B/O/QPSK Uncoded Theory
1.00E-03
TPC7
1.00E-04
1.00E-05
TPC2
4.5
5.5
2.0
2.5
3.0
3.5
4.0
5.0
Eb/No
Figure 7-3. BER Chart B/O/QPSK Turbo
TM121 Rev. 1.1
7-5
6.0
Bit Error Rate
1.00E-06
1.00E-07
TPC8
1.00E-08
1.00E-09
1.00E-10
SCPC BER Performance 8PSK Turbo Product Code

1.00E-01
Typical 0.495 Typical 0.793 Typical 3/4 Rate Specification 3/4 Rate Typical 7/8 Rate Specification 7/8 Rate 8PSK 0.495 Standard Tests 8PSK 0.793 Standard Tests 8PSK 3/4 Rate Standard Tests 8PSK 7/8 Rate Standard Tests 8PSK Uncoded Theory
1.00E-02
TPC3
1.00E-03
1.00E-04
2.0
3.5
5.0
5.5
7.0
2.5
3.0
4.0
4.5
6.0
6.5
7.5
Eb/No
Figure 7-4. BER Chart 8PSK Turbo
7-6
TM121 Rev. 1.1
8.0
Bit Error Rate
1.00E-05
TPC10
1.00E-06
TPC9
1.00E-07
TPC4
1.00E-08
1.00E-09
7.7 AGC Curve
Figure 7-5. AGC Curve
TM121 Rev. 1.1
7-7
7-8
TM121 Rev. 1.1
Glossary
Glossary
G
A Ampere Alternating Current Analog to Digital Converter Automatic Gain Control Alarm Indication System. A signal comprised of all binary 1s. Above Mean Sea Level American National Standards Institute American Standard Code for Information Interchange Application Specific Integrated Circuit Automatic Test Equipment B
A AC ADC AGC AIS AMSL ANSI ASCII ASIC ATE
BER BERT Bit/BIT BITE bps BPSK BUC Byte
Bit Error Rate Bit Error Rate Test Binary Digit or Built-In Test Built-In Test Equipment Bits Per Second Binary Phase Shift Keying Block Upconverter 8 Binary Digits
TM121 Rev. 1.1
G-1
Glossary
C C CATS CA/xxxx CD-ROM CLK cm COM CPU CRC CW C/N Celsius Computer Aided Test Software Cable Assembly Compact Disk Read Only Memory Clock Centimeter Common Central Processing Unit Cyclic Redundancy Check. A system of error checking performed at the transmitting and receiving stations. Continuous Wave Carrier to Noise Ratio D DAC dB dBc dBm DC Demod DPLL DVB D&I Digital to Analog Converter Decibels Decibels Referred to Carrier Decibels Referred to 1.0 milliwatt Direct Current Demodulator or Demodulated Digital Phase Locked Loop Digital Video Broadcast Drop and Insert E Eb/N0 EEPROM EIA EMI ESC ES-ES ET Ratio of Energy per bit to Noise Power Density in a 1 Hz Bandwidth. Electrically Erasable Programmable Read Only Memory Electronic Industries Association Electromagnetic Interference Engineering Service Circuits Earth Station to Earth Station Communication Earth Terminal
G-2
TM121 Rev. 1.1
Glossary
F F FAS FCC FEC FIFO FPGA FW Fahrenheit Frame Acquisition Sync. A repeating series bits, which allow acquisition of a frame. Federal Communications Commission Forward Error Correction First In, First Out Field Programmable Gate Arrays Firmware G g GHz GND Force of Gravity Gigahertz Ground H HSSI HW Hz High-Speed Serial Interface Hardware Hertz (Unit of Frequency) I IBS IDR I/O IEEE IESS IF INTELSAT ISO I&Q Intelsat Business Services Intermediate Data Rate Input/Output International Electrical and Electronic Engineers INTELSAT Earth Station Standards Intermediate Frequency International Telecommunication Satellite Organization International Standards Organization Analog In-Phase (I) and Quadrature Signals (Q) J J Joule
TM121 Rev. 1.1
G-3
Glossary
K Kbps Kbps kg kHz Ksps Kilobits per Second Kilobytes per Second Kilogram Kilohertz Kilosymbols per Second L LCD LED LO Liquid Crystal Display Light Emitting Diode Local Oscillator M mA Mbps MFAS MHz MIB Mod ms or msec M&C Milliampere Megabits per Second Multi-Frame Acquisition Sync. See FAS. Megahertz Management Information Base Modulator or Modulated Millisecond Monitor and Control N NC NO ns NVRAM N/C Normally Closed Normally Open Nanoseconds Non-Volatile Random Access Memory No Connection or Not Connected O OQPSK Offset Quadrature Phase Shift Keying P PC PD Buffer PLL ppb ppm P/N Personal Computer Plesiochronous/ Doppler Buffer Phase Locked Loop Parts per Billion Parts per Million Part Number
G-4
TM121 Rev. 1.1
Glossary
Q QAM QPSK Quadrature Amplitude Modulation Quadrature Phase Shift Keying R RAM RF ROM rms RU Rx RxD R-S Random Access Memory Radio Frequency Read Only Memory Root Mean Square Rack Unit. 1 RU = 1.75/4.45 cm Receive (Receiver) Receive Data Reed-Solomon Coding. Reed-Solomon codes are block-based error correcting codes with a wide range of applications in digital communications and storage. S SCC SEQ SYNC Satellite Control Channel. A Radyne ComStream satellite format. Sequential Synchronize T TBD TM TPC TRE TT Tx TxD To Be Designed or To Be Determined Technical Manual Turbo Product Codes Trellis Terminal Timing Transmit (Transmitter) Transmit Data U UART UUT Universal Asynchronous Receiver/Transmitter Unit Under Test V V VAC VCO VDC VIT Volts Volts, Alternating Current Voltage Controlled Oscillator Volts, Direct Current Viterbi Decoding
TM121 Rev. 1.1
G-5
Glossary
WXYZ W Watt Misc. s 16QAM 8PSK Microsecond 16 Quadrature Amplitude Modulation 8 Phase Shift Keying
G-6
TM121 Rev. 1.1

Md2401 Manual

Hochgeladen von

Dokumentinformationen

Originalbeschreibung:

Copyright

Verfügbare Formate

Dieses Dokument teilen

Dokument teilen oder einbetten

Freigabeoptionen

Stufen Sie dieses Dokument als nützlich ein?

Sind diese Inhalte unangemessen?

Copyright:

Verfügbare Formate

Md2401 Manual

Hochgeladen von

Copyright:

Verfügbare Formate

MD2401

L-Band Multi Demod

TM121 Revision 1.1

MD2401 L-Band Multi Demod Installation & Operational Manual

Warranty Coverage Limitations

Warranty Replacement and Adjustment

TM121 Rev. 1.1

MD2401 L-Band Multi Demod Installation & Operational Manual

Warranty Repair Return Procedure

TM121 Rev. 1.1

MD2401 L-Band Multi Demod Installation & Operational Manual

Cautions and Warnings

TM121 Rev. 1.1

MD2401 L-Band Multi Demod Installation & Operational Manual

Reason for Change

Comments or Suggestions Concerning this Manual

TM121 Rev. 1.1

MD2401 L-Band Multi Demod Installation & Operational Manual

TM121 Rev. 1.1

MD2401 L-Band Multi Demod Installation & Operational Manual

Terminal Port User Interface _____________________________________ 4-40

TM121 Rev. 1.1

MD2401 L-Band Multi Demod Installation & Operational Manual

Section 6 - Maintenance and Troubleshooting ........................................................6-1 6.0 Periodic Maintenance____________________________________________ 6-1

TM121 Rev. 1.1

MD2401 L-Band Multi Demod Installation & Operational Manual

TM121 Rev. 1.1

MD2401 L-Band Multi Demod Installation & Operational Manual

TM121 Rev. 1.1

MD2401 L-Band Multi Demod Installation & Operational Manual

MD2401 Available Options

1.1.1 Reed-Solomon Codec

1.1.2 Turbo Codec

Ethernet Data Interface (Optional)

TM121 Rev. 1.1

MD2401 L-Band Multi Demod Installation & Operational Manual

TM121 Rev. 1.1

MD2401 L-Band Multi Demod Installation & Operational Manual

TM121 Rev. 1.1

MD2401 L-Band Multi Demod Installation & Operational Manual

Removal and Assembly

2.4.1 Initial Power-Up

TM121 Rev. 1.1

MD2401 L-Band Multi Demod Installation & Operational Manual

2.4.2 Factory Terminal Setup (Refer to Section 4.4)

2.4.3 Remote Protocol Factory Default Setup

TM121 Rev. 1.1

MD2401 L-Band Multi Demod Installation & Operational Manual

TM121 Rev. 1.1

MD2401 L-Band Multi Demod Installation & Operational Manual

TM121 Rev. 1.1

MD2401 L-Band Multi Demod Installation & Operational Manual

3.0 Theory of Operation

RS485 DC Power RS422

RS422 RS232 Ext Ref. IF IN 950 - 1750 MHz

10/100/1000 ETHERNET INTERFACE

RS422 RS232 Ext Ref. IF IN 950 - 1750 MHz

RS485 DC Power RS422

FRONT PANEL ASSEMBLY

Figure 3-1. MD2401 System Block Diagram

TM121 Rev. 1.1

MD2401 L-Band Multi Demod Installation & Operational Manual

Figure 3-2. MD2401 VME Demodulator Block Diagram