Sie sind auf Seite 1von 4


ASIC-System on Chip-VLSI Design: Clock Gating

ASIC-System on Chip-VLSI Design




Home DFT



Low Power VLSI

Static Timing Analysis

Physical Design


Formal Verification

Low-Power Design Design articles, news and views for engineers designing low-power apps

Ads by Google

Digital Time Clock

Clock Tree

Slave Clock

Clock Buffer

Clock Gating
Clock tree consume more than 50 % of dynamic power. The components of this power are: 1) Power consumed by combinatorial logic whose values are changing on each clock edge 2) Power consumed by flip-flops and 3) The power consumed by the clock buffer tree in the design. It is good design idea to turn off the clock when it is not needed. Automatic clock gating is supported by modern EDA tools. They identify the circuits where clock gating can be inserted.

To subscribe latest articles enter your email address:



Posts Comments


RTL clock gating works by identifying groups of flip-flops which share a common enable control signal. Traditional methodologies use this enable term to control the select on a multiplexer connected to the D port of the flip-flop or to control the clock enable pin on a flipflop with clock enable capabilities. RTL clock gating uses this enable signal to control a clock gating circuit which is connected to the clock ports of all of the flip-flops with the common enable term. Therefore, if a bank of flip-flops which share a common enable term have RTL clock gating implemented, the flip-flops will consume zero dynamic power as long as this enable signal is false. There are two types of clock gating styles available. They are: 1) Latch-based clock gating 2) Latch-free clock gating.

Process-VoltageTemperature (PVT) Variations and Static Timing Analysis The major design challenges of ASIC design consist of microscopic issues and macroscopic issues [1]. The microscopic issues are ultra-high s... Backend (Physical Design) Interview Questions and Answers Below are the sequence of questions asked for a physical design engineer. In which field are you interested? Answer to this question... Clock Definitions lock Definitions: Rising and falling edge of the clock For a +ve edge triggered design +ve (or rising) edge is called ... Embedded System for Automatic Washing Machine using Microchip

Latch free clock gating

The latch-free clock gating style uses a simple AND or OR gate (depending on the edge on which flip-flops are triggered). Here if enable signal goes inactive in between the clock pulse or if it multiple times then gated clock output either can terminate prematurely or generate multiple clock pulses. This restriction makes the latch-free clock gating style



ASIC-System on Chip-VLSI Design: Clock Gating

inappropriate for our single-clock flip-flop based design.

PIC18F Series Microcontroller The design uses the PIC18F series microcontroller. All the control functionalities of the system are built around this. Upgradeability is th... Clock Gating Clock tree consume more than 50 % of dynamic power. The components of this power are: 1) Power consumed by combinatorial log... Temperature controller using Microchip PIC16F877A Microcontroller In continuously monitoring the surrounding temperature of industrial applications Temperature Monitoring Control System play v... Power Planning There are two types of power planning and management. They are core cell power management and I/O cell power management . In former one VDD... Physical Design Questions and Answers I am getting several emails requesting answers to the questions posted in this blog. But it is very difficult to provide detailed answer ... Clock Tree Synthesis (CTS) The goal of CTS is to minimize skew and insertion delay. Clock is not propagated before CTS as shown in Figure (1). Figure (1) Ideal clock b... Transition Delay and Propagation Delay Transition Delay Transition delay or slew is defined as the time taken by signal to rise from 10 %( 20%) to the 90 %( 80%) of its maximum ...

Latch free clock gating

Latch based clock gating

The latch-based clock gating style adds a level-sensitive latch to the design to hold the enable signal from the active edge of the clock until the inactive edge of the clock. Since the latch captures the state of the enable signal and holds it until the complete clock pulse has been generated, the enable signal need only be stable around the rising edge of the clock, just as in the traditional ungated design style.

Latch based clock gating

Specific clock gating cells are required in library to be utilized by the synthesis tools. Availability of clock gating cells and automatic insertion by the EDA tools makes it simpler method of low power technique. Advantage of this method is that clock gating does not require modifications to RTL description.

[1] Frank Emnett and Mark Biegel, Power Reduction Through RTL Clock Gating, SNUG, San Jose, 2000 [2] PrimeTime User Guide You might also like: Power Gating Clock Definitions Power Gating Low Power Techniques: Clock Gating



Tags: Clock Gating

Anonymous November 4, 2008 at 10:59 PM Mention that one has to use negative-level sensitive latch for a posedge flop design. So I would prefer you indicating a bubble infront of

Verilog (28) Verilog HDL (26) verilog examples (26) verilog interview questions (26) verilog

There was an error in this gadget


2013 (1) 2012 (21) 2011 (7) 2010 (2) 2009 (14) 2008 (36) December 2008 (1) November 2008 (1)



ASIC-System on Chip-VLSI Design: Clock Gating

latch Reply


November 5, 2008 at 9:36 AM

you are right......... thanks for the observation ! Reply

Anonymous December 30, 2008 at 5:17 AM So how does the timing between the neg-edge latch and the pos-edge flop look like ? I am not sure if it's a half-cycle path or a full cycle path. Can you please clarify if possible. Reply

tutorial for beginners (26) verilog tutorials (26) DSP (22) HDL (19) Low
Power Techniques (16) Verification (16) MATLAB (15) Timing Analysis (14) ASIC (13) Static Timing Analysis (STA) (11) DSP filters (10) FPGA (10) Physical Design (10) Digital design (9) Synthesis (9) CMOS (8)
Asynchronous FIFO (7) 3-D ICs (6) Basic gates using MUX (6) Digital filters (6) PIC Microcontroller (6) low power (6) PIC 16F877A (5) interview (5) Leakage Power (4) VLSI (4)
Design For TestDFT (3) Multi Vdd (3) Multi Vt (3) Power Planning (3) Reconfigurable Computing (3) Clock Tree Synthesis (CTS) (2) DVFS (2) Design For Test (DFT) (2) Floorplanning (2) Libraries (2) New Devices (2) Placement (2) SPICE (2) SRAM cell design (2) SoC Design (2) SoC Integration (2) Synopsys (2) System on Chip (2) Transition delay (2) layout 7 Segment (2)
Display (1) (1) AMBA (1) Basic (1) (1) (1) AHB (1) AMBA APB AMBA AXI (1) AMBA Bus (1) ASIC

October 2008 (1) September 2008 (1) August 2008 (1) July 2008 (1) June 2008 (7) May 2008 (1) April 2008 (13) Issues with Multi Height Cell Placement in Multi V... Power Gating Voltage Scaling and DVFS Multiple Threshold CMOS (MTCMOS) Circuits Multi Threshold (MVT) Voltage Technique Multi Vdd (Voltage) Clock Gating Low Power Design Technique s Reverse Biased Diode Current (Junction Leakage)Ga... Sub Threshold Current Short Circuit Power Physical Design Objective Type of Questions and An... Dynamic and Internal Power March 2008 (4) February 2008 (2) January 2008 (3) 2007 (109) There was an

Another ASIC Designer January 16, 2009 at 3:03 PM Or use a pos-edge flip-flip instead of a latch. (For gating pos-edge clocked flip-flops.) Then you don't have to use latches, which can make DFT harder in some cases. Reply

Anonymous June 25, 2010 at 5:20 PM If someone is not using Library available hard cell for clock gating , and writing it's own code for the same , how will the user make sure for timing analysis for this ?? How to define constraints for the same. ??? Reply

vijay September 3, 2010 at 1:15 AM Can timing diagrams for latch based gating be included too? The bubble on the latch has also not been included? Reply

Anonymous February 4, 2011 at 12:38 AM Hi Murali, Nice explanation. Why your latch & flip flop symbols are same ? Can you please update the latch symbol. Reply

Anonymous April 15, 2012 at 9:43 PM I believe it is not good practice to use the triangle symbol on the input to a level-sensitive latch. The triangle denotes edge-triggered, which is correct for the main, master-slave flip flops, but the glitch-removing latch is a transparent one. Reply
Enter your comment...

Comment as: Google Account Publish Preview

synthesis C MOS C lock

Microelectronics Design Gating

C lock definitions (1)



ASIC-System on Chip-VLSI Design: Clock Gating

C ongestion

(1) DTMF (1)

Your Comments... (comments are moderated)

C oreC onnect Bus (1) DFT (1) Deep Design Sub Micron For Power (1) (1)

error in this gadget

Links to this post

Create a Link Newer Post Home Older Post

Issues (1) Delays (1) Manufacture-DFM (1) Dynamic EDA (1) Systems Embedded

Subscribe to: Post Comments (Atom)


Embedded etc (1) FFT (1) FIR Filter (1) Gate Delay (1) History of VLSI (1) (1) Internal IC Power Fabrication (1) Intel (1) Intrinsic Delay (1) Lynx Design System (1) Magma Design 45nm (1) (1) (1) cell Memory Nangate (1)



libraries (1) Net delay OpenSPARC processor (1) Others ..DSP (1) PVT vs STA (1) Power Gating (1) Propagation delay (1) Protocols (1) RTL (1) Routing (1) SDC (1) SRAM C hip (1) Short C ircuit (1) Array paths Voltage Sub (1) (1) Scaling (1) (1) jitter (1) (1) Power (1) Static memory design Threshold Timing VLSI (1) (1) free of hold (1) logic optical (1) skew fixing (1) (1) Leakage (1) Systolic


Washing Machine (1) constraints download processor time (1) latency synhesis

lithography time (1)

optimization (1) setup transition transition


(1) uncerainty (1)



This work is licensed under a Creative Commons Attribution-Share Alike 2.5 India License.

"Nahi Jnanena Sadrusham". Simple template. Powered by Blogger.