Beruflich Dokumente
Kultur Dokumente
OUTLINE
Clock Distribution Diagram Signal Description Repair Flow Chart Repair Technique
M_CHB_CLK/#
DDR2 1,2,3,4
CK_100M_ICH/# 100MHZ CK 100M SATA/# 100MHZ CK_100M_SATA/# CK_33M_ICH/# 33MHZ CK_48M_USB/# 48MHZ CK_14M_ICH/# 14.318MHZ BITCLK 24MHZ
Intel ICH9
AUDIO Code
CK_100M_PE16/# 100MHZ CK_100M_PE1/# 100MHZ CK_100M_PE1/# 100MHZ CK_48M_SIO 48MHZ CK 33M SIO 33MHZ CK_33M_SIO
Signal Description
1.Sometimes the Clock chip connect one Diode or BJT component. p It depends p on designer. g
3V 3V Inductor
Clock Generator Clock Generator
3V 3V Inductor
14.318 MHZ PG
14.318 MHZ
Figure A.
BJT
Diode
PG
SLP_S3#
SLP_S3#
Figure B.
South Bridge g
Signal Description
Sometimes we can find BAT54AW near ICS. VRMPWRGD and SLP_S3# must be 3V Finally, CLKVCC offer 3V PWRGD to Clock Generator . If Clock Generator doesnt work, you must measure CLKVCC3 thi PWRGD signal this i l fi first. t
8 CRN1D 8.2KOHM CD2 (25) R_ICH_VRMPWRGD (25,34) SLP_S3# 1 3 2 BAT54AW C_PG 7
OK
OK
OK
OK
OK
Finished
Visual Inspection to check Clock Generator and related small components are not damaged.
3-1
32 3-2
Use Oscilloscope to measure every individual CLK signal. If find error please trace the circuit to find its connection.
4
If related RLC components are ok but CLK still is NG please try to change CLK generator at last.
Thank You!