Sie sind auf Seite 1von 38

ECE171 DigitalCircuits

Prof.MarkG.Faust MaseehCollegeofEngineering andComputerScience

Lecture6
Topics
CombinationalLogicCircuits
GraphicSymbols(IEEEandIEC) SwitchingCircuits AnalyzingICLogicCircuits DesigningICLogicCircuits DetailedSchematicDiagrams U i Equivalent Using E i l t S Symbols b l

CombinationalLogicCircuits
CombinationalLogic
Outputsdependonlyuponthecurrentinputs(not previousstate)

PositiveLogic
Highvoltage(H)representslogic1(True) SignalBusGrantisassertedHigh

Negative N ti L Logic i
Lowvoltage(L)representslogic1(True) Signal SignalBusRequest#isassertedLow Low
3

IEEE: Institute of Electrical and d Electronics El i Engineers E i IEC: International Electrotechnical Commission

n.o. = normally open n.c. = normally closed

10

11

12

13

14

AllPossibleTwoVariableFunctions
Question: How many unique functions of two variables are there?

Recall earlier question

15

TruthTables
Question: How many rows are there in a truth table for n variables? 2n B5 B4 B3 B2 B1 B0 F
As many rows as unique combinations of inputs Enumerate by counting in binary 26 =64
0 0000000 1 0000011 2 0000101 3 . . . 63 0000110 . . . 1111111
16

TwoVariableFunctions
Question: How many unique combinations of 2n bits? 2
n 2
B5 B4 B3 B2 B1 B0 F 0 0000000 1 0000011

Enumerate by counting in binary 26 =64

2 0000101 3 . . 0000110 . . . 1111111


17

264

. 63

AllPossibleTwoVariableFunctions
Question: How many unique functions of two variables are there? B1 B0 F
0 0 0 1 1 0 0 1 1 0 1 1

22 = 4 rows

4 bits

Numberofunique4bitwords=24 =16
18

19

AnalyzingLogicCircuits
X X+Y (X + Y)(X + Z) X+Z

Reference Designators (Instances)


20

AnalyzingLogicCircuits
AB AB + BC C

BC

21

DesigningLogicCircuits
F1 = ABC + BC + AB
SOP form with 3 terms 3 input OR gate

22

DesigningLogicCircuits
F1 = ABC + BC + AB
Complement already available

23

SomeTerminology
F1 = ABC + BC + AB
Signal line any wire to a gate input or output

24

SomeTerminology
F1 = ABC + BC + AB
Net collection of signal lines which are connected

25

SomeTerminology
F1 = ABC + BC + AB
Fan-out Number of inputs an IC output is driving

Fan-out of 2

26

SomeTerminology
F1 = ABC + BC + AB
Fan-in Number of inputs to a gate

Fan-in of 3

27

VerticalLayout y Scheme SOPForm

28

VerticalLayout y Scheme SOPForm

29

>2InputORGatesNotAvailable forallICTechnologies
Solution: Cascading gates

30

VerticalLayout y Scheme POSForm


F2 = (X+Y)(X+Y)(X+Z)

31

DesigningUsingDeMorgan Equivalents
OftenpreferNAND/NORtoAND/ORwhen grealICs using
NAND/NORtypicallyhavemorefanin NAND/NORfunctionally functionallycomplete complete NAND/NORusuallyfasterthanAND/OR

32

AND/ORformsofNAND

DeMorgans Theorem

33

SummaryofAND/ORforms

Change OR to AND C Complement l t bubbles b bbl

34

EquivalentSignalLines

35

NAND/NANDExample

36

NOR/NORExample

37

38

Das könnte Ihnen auch gefallen