Beruflich Dokumente
Kultur Dokumente
ICS9250-23
Pin Configuration
Block Diagram
Power Groups GNDREF, VDDREF = REF, Crystal GND3V66, VDD3V66 = 3V66 GNDPCI, VDDPCI = PCICLKs GNDCOR, VDDCOR = PLLCORE GND48, VDD48 = 48 GNDSDR, VDDSDR = SDRAM GNDLCPU, VDDLCPU = CPUCLK GNDLPCI, VDDLAPIC = IOAPIC
9250-23 Rev A 4/3/01 Third party brands and names are the property of their respective owners.
ICS reserves the right to make changes in the device data identified in this publication without further notice. ICS advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate.
ICS9250-23
General Description
The ICS9250-23 is a single chip clock solution for desktop designs using the 810/810E style chipset. It provides all necessary clock signals for such a system. Spread spectrum may be enabled through I2C programming. Spread spectrum typically reduces system EMI by 8dB to 10dB. This simplifies EMI qualification without resorting to board design iterations or costly shielding. The ICS9250-23 employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations. Serial programming I2C interface allows changing functions, stop clock programming and frequency selection.
Pin Configuration
PIN P I N NA M E NUMBER 1 REF1 2, 9, 10, 18, 25, VDD 32, 33, 37, 45 3 4 5, 6, 14, 21, 28, 29, 36, 41, 49 8, 7 11 12 20, 19, 17, 16, 15, 13 22 23 24 34 35 38 26, 27, 30, 31, 39, 40, 42, 43, 44, 46, 47, 48 50 51, 52 53, 55 54 56 X1 X2 GND 3V66 [1:0] PCICLK0 FS0 FS1 PCICLK [7:2] PD# SCLK SDATA 48MHz FS3 FS2 24MHz SDRAM_F SDRAM [11:0] GNDL CPUCLK [1:0] VDDL IOAPIC FS4 REF01
1
TYPE OUT PWR IN OUT PWR OUT OUT IN OUT IN OUT IN IN I/O OUT IN IN OUT OUT OUT PWR OUT PWR OUT IN OUT
DESCRIPTION 3.3V, 14.318MHz reference clock output. 3.3V power supply. Crystal input, has internal load cap (33pF) and feedback resistor from X2. Crystal output, nominally 14.318MHz. Has internal load cap (33pF) Ground pins for 3.3V supply. 3 . 3 V F i xe d 6 6 M H z c l o c k o u t p u t s f o r H U B . 3.3V PCI clock outputs, with Synchronous CPUCLKS. Logic input frequency select bit. Input latched at power on. 3.3V PCI clock outputs, with Synchronous CPUCLKS. Logic input frequency select bit. Input latched at power on. 3.3V PCI clock outputs, with Synchronous CPUCLKS. Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms. Clock input of I2C input. Data pin for I2C circuitry 5V tolerant. 3 . 3 V F i xe d 4 8 M H z c l o c k o u t p u t f o r U S B . Logic input frequency select bit. Input latched at power on. Logic input frequency select bit. Input latched at power on. 3.3V fixed 24MHz output. 3.3V free running 100MHz SDRAM not affected by I2C. 3.3V output running 100MHz. All SDRAM outputs can be turned off t h r o u g h I 2C . Ground for 2.5V power supply for CPU & APIC. 2.5V Host bus clock output. Output frequency derived from FS pins. 2.5V power suypply for CPU, IOAPIC. 2.5V clock outputs running at 16.67MHz. Logic input frequency select bit. Input latched at power on. 3.3V, 14.318MHz reference clock output.
PCICLK11
Third party brands and names are the property of their respective owners.
ICS9250-23
Frequency Selection
FS4
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FS3
0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
FS2
0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
FS1
0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
FS0
0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
CPU MHz
69.00 70.00 71.00 66.90 72.00 75.00 76.60 85.00 68.00 74.00 140.00 133.33 150.00 155.00 166.00 166.00 111.77 104.78 109.51 100.90 117.00 123.75 133.33 142.50 136.00 140.00 143.00 133.90 146.67 149.33 153.30 166.67
SDRAM MHz
103.50 105.00 106.50 100.35 108.00 112.50 114.90 127.50 102.00 111.00 140.00 133.33 150.00 155.00 166.00 166.00 111.77 104.78 109.51 100.90 117.00 123.75 133.33 142.50 102.25 105.00 107.50 100.68 110.00 112.00 115.29 125.32
3V66 MHz
69.00 70.00 71.00 66.90 72.00 75.00 76.60 85.00 68.00 74.00 70.00 66.67 75.00 77.50 83.00 111.00 74.52 69.86 73.01 67.27 78.50 82.50 88.89 95.00 68.50 70.00 72.00 67.45 73.33 74.67 77.24 83.34
PCI MHz
34.50 35.00 35.50 33.45 36.00 37.50 38.40 42.50 34.00 37.00 35.00 33.33 37.50 38.75 41.50 55.80 37.26 34.93 36.50 33.63 39.25 41.25 44.44 47.50 34.25 35.00 36.00 33.73 36.67 37.33 38.62 41.67
IOAPIC MHz
17.25 17.50 17.75 16.73 18.00 18.75 19.20 21.25 17.00 18.50 17.50 16.67 18.75 19.38 22.75 27.90 18.63 17.46 18.25 16.82 19.63 20.62 22.22 23.75 17.13 17.50 18.00 16.86 18.33 18.67 19.30 20.83
Third party brands and names are the property of their respective owners.
ICS9250-23
Note
1. After PD# is sampled active (Low) for 2 consective rising edges of CPUCLKs, all the output clocks are driven Low on their next High to Low tranistiion. 2. Power-up latency <3ms. 3. Waveform shown for 100MHz
Third party brands and names are the property of their respective owners.
ICS9250-23
Via to VDD
Fig. 1
Third party brands and names are the property of their respective owners.
ICS9250-23
General I2C serial interface information
The information in this section assumes familiarity with I2C programming. For more information, contact ICS for an I2C programming application note.
How to Write:
Controller (host) sends a start bit. Controller (host) sends the write address D2 (H) ICS clock will acknowledge Controller (host) sends a dummy command code ICS clock will acknowledge Controller (host) sends a dummy byte count ICS clock will acknowledge Controller (host) starts sending first byte (Byte 0) through byte 5 ICS clock will acknowledge each byte one at a time. Controller (host) sends a Stop bit
How to Read:
Controller (host) will send start bit. Controller (host) sends the read address D3 (H) ICS clock will acknowledge ICS clock will send the byte count Controller (host) acknowledges ICS clock sends first byte (Byte 0) through byte 5 Controller (host) will need to acknowledge each byte Controller (host) will send a stop bit
How to Write:
Controller (Host) Start Bit Address D2(H) Dummy Command Code ACK Dummy Byte Count ACK Byte 0 ACK Byte 1 ACK Byte 2 ACK Byte 3 ACK Byte 4 ACK Byte 5 ACK Stop Bit
ACK Stop Bit ACK Byte 5 ACK Byte 4 ACK Byte 3 ACK Byte 2 ACK Byte 1 ACK Byte 0
ICS (Slave/Receiver)
How to Read:
Controller (Host) Start Bit Address D3(H) ICS (Slave/Receiver)
ACK
Notes:
1. 2. 3. 4. 5. The ICS clock generator is a slave/receiver, I2C component. It can read back the data stored in the latches for verification. Read-Back will support Intel PIIX4 "Block-Read" protocol. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode) The input is operating at 3.3V logic levels. The data byte format is 8 bit bytes. To simplify the clock generator I2C interface, the protocol is set to use only "Block-Writes" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued. At power-on, all registers are set to a default condition, as shown.
6.
Third party brands and names are the property of their respective owners.
ICS9250-23
Byte 0: Functionality and frequency select register (Default=0) (1 = enable, 0 = disable)
Bit Bit (2,7:4) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 CPUCLK MHz 69.00 70.00 71.00 66.90 72.00 75.00 76.60 85.00 68.00 74.00 140.00 133.33 150.00 155.00 Description SDRAM MHz 103.50 105.00 106.50 100.35 108.00 112.50 114.90 127.50 102.00 111.00 140.00 133.33 150.00 155.00 3V66 MHz 69.00 70.00 71.00 66.90 72.00 75.00 76.60 85.00 68.00 74.00 70.00 66.67 75.00 77.50 83.00 111.00 74.52 69.86 73.01 67.27 78.50 82.50 88.89 95.00 68.50 70.00 72.00 67.45 73.33 74.67 77.24 83.34 PCICLK 34.50 35.00 35.50 33.45 36.00 37.50 38.40 42.50 34.00 37.00 35.00 33.33 37.50 38.75 41.50 55.80 37.26 34.93 36.50 33.63 39.25 41.25 44.44 47.50 34.25 35.00 36.00 33.73 36.67 37.33 38.62 41.67 IOAPIC MHz 17.25 17.50 17.75 16.73 18.00 18.75 19.20 21.25 17.00 18.50 17.50 16.67 18.75 19.38 22.75 27.90 18.63 17.46 18.25 16.82 19.63 20.62 22.22 23.75 17.13 17.50 18.00 16.86 18.33 18.67 19.30 20.83 0 1 0 PWD
00100 Note 1
0 1 1 1 0 166.00 166.00 0 1 1 1 1 166.00 166.00 1 0 0 0 0 111.77 111.77 1 0 0 0 1 104.78 104.78 1 0 0 1 0 109.51 109.51 1 0 0 1 1 100.90 100.90 1 0 1 0 0 117.00 117.00 1 0 1 0 1 123.75 123.75 1 0 1 1 0 133.33 133.33 1 0 1 1 1 142.50 142.50 1 1 0 0 0 136.00 102.25 1 1 0 0 1 140.00 105.00 1 1 0 1 0 143.00 107.50 1 1 0 1 1 133.90 100.68 1 1 1 0 0 146.67 110.00 1 1 1 0 1 149.33 112.00 1 1 1 1 0 153.30 115.29 1 1 1 1 1 166.67 125.32 0-Frequency is selected by hardware select, latched inputs 1- Frequency is selected by Bit 2,6:4 0- Normal 1- Spread spectrum enable 0.25% Center Spread 0- Running 1- Tristate all outputs
Notes: 1. Default at power-up will be for latched logic inputs to define frequency, as diplayed by Bit 3.
Third party brands and names are the property of their respective owners.
ICS9250-23
Pin# 35 34 38
PWD 0 0 0 1 1 1 1 1
Pin# 39 40 42 43 44 46 47 48
PWD 1 1 1 1 1
1
1 1
Pin# 20 19 17 16 15 13 12 11
PWD 1 1 1 1 1
1
1 1
Pin# 7 8 54 51 52
PWD 1 1 1 0 1 0 1 1
Pin# 26 27 30 31
PWD 1 1 1 1 1 1 1 1
Notes: 1. Inactive means outputs are held LOW and are disabled from switching. These outputs are designed to be configured at power-on and are not expected to be configured during the normal modes of operation. 2. PWD = Power on Default
Third party brands and names are the property of their respective owners.
ICS9250-23
Absolute Maximum Ratings
Core Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . I/O Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Ambient Operating Temperature . . . . . . . . . . . . . Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . Case Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . 4.6 V 3.6V GND 0.5 V to VDD +0.5 V 0C to +70C 65C to +150C 115C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.
Third party brands and names are the property of their respective owners.
ICS9250-23
TA = 0 - 70 C; VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5%; CL = 20 pF (unless Electrical Characteristics - IOAPIC PARAMETER SYMBOL CONDITIONS TA = 0 - 70 C; VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5%; CL = 20 pF (unless otherwise stated) Output High Voltage VOH2B IOH = -1 mA PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS Output Low Voltage VOL2B IOL = 1 mA Output High Voltage VOH4B IOH = -18 mA 2.4 2.9VOH V @MIN = 1 V IOH2B 0.25 Output High Current Output Low Voltage VOL4B IOL = 9 mA 0.4 V VOH@MAX = 2.375V I Output High Current VOH = 2.0 V -58 -22 = 1.2mA OH4B VOL@MIN V IOL2B 34.1 Output Low Current VOL@MIN = 1.0 V 31 V =0.3V I Output Low Current mA OL@MAX OL4B VOL@MAX =0.2V 7.85 31 VOL = 1 V, VOH = 2.0 V Rise Time tr2B1 Rise Time1 Tr4B VOL = 0.4 V, VOH = 2.0 V 0.4 2 V, V ns= 0.4 V VOH = 2.0 Fall Time tf2B1 1.28 OL 1 Fall Time Tf4B VOH = 2.0 V, VOL = 0.4 V 0.4 1.6 V ns Duty Cycle dt2B1 1.2VT = 1.25 1 Duty Cycle Dt4B VT = 1.25 V 45 55 V % Skew VT = 1.25 tsk2B1 49.6 1 432 Jitter, Cycle-to-Cycle tjcyc-cyc4B1 VT = 1.25 V 750 V (CPU ps 133, SDRAM 100 tjcyc-cyc2B VT = 1.25 Jitter, Cycle-to-Cycle 1 1 Jitter, Cycle-to-Cycle tjcyc-cyc VT = 1.25 V (all other select B) Guaranteed by design, not 100% tested in production.
1
Third party brands and names are the property of their respective owners.
10
ICS9250-23
SYMBOL VOH1 VOL1 IOH1 IOL1 tr1 tf1 dt1 tsk1 tjcyc-cyc1
CONDITIONS IOH = -1 mA IOL = 1 mA VOH@MIN = 1 V VOH@MAX = 3.135V VOL@MIN = 1.95 V VOL@MAX =0.4V VOL = 0.4 V, VOH = 2.4 V VOH = 2.4 V, VOL = 0.4 V VT = 1.5 V VT = 1.5 V VT = 1.5 V
MIN 2.4
TYP 3.25 0.03 -71 -10 74 22 1.65 1.53 51.1 331 185
SYMBOL VOH1 VOL1 IOH1 IOL1 tr1 tf1 dt1 tsk1 tjcyc-cyc1
CONDITIONS IOH = -1 mA IOL = 1 mA VOH@MIN = 1 V VOH@MAX = 3.135V VOL@MIN = 1.95 V VOL@MAX =0.4V VOL = 0.4 V, VOH = 2.4 V VOH = 2.4 V, VOL = 0.4 V VT = 1.5 V VT = 1.5 V VT = 1.5 V
1 1
Duty Cycle
,Cycle-to-Cycle
Third party brands and names are the property of their respective owners.
11
ICS9250-23
TA = 0 - 70 ==20 (unless C; C; V VDD = 3.3 3.3 V V +/-5%, +/-5%,V V = 2.5 2.5 V V+/-5%; +/-5%;C C 20pF pF (unle DD = DDL DDL = LL SYMBOL SYM BOL V VO H5 OH5 V VO L5 OL5 IO I H5 OH5
IIO L5 OL5 ttr5 r5 tf5 f5 d dt5 t5 ttjcy c-cyc5 jcyc-cyc5
CONDITIONS CONDITIONS IO = = -1 mA H OH IOL =1 1 mA OL = =1 1V VOH@ VOH MIN = @MIN VOH@MAX = 3.135V 3.135V 1.95 V V VOL@MIN @MIN = 1.95 VOL@MAX =0.4V VO V, V V = 2.4 2.4V V L = 0.4 V, O H = OL OH VO V, V V = 0.4 0.4V V H = 2.4 V, O L = OH OL
VT = 1.5 1.5 V V T= VT = 1.5 V, 24MHz 24M Hz Jitter1, Cycle-to-Cycle 1 V = 1.5 V, 48MHz T in production. Guaranteed by des ign, nottjcyc-cyc5 100% tes ted Jitter1, Cycle-to-Cycle VT = 1.5 V, REF tjcyc-cyc5 Jitter ,Cy , Cycle-to-Cycle Jitter cle-to-Cy cle
1
Third party brands and names are the property of their respective owners.
12
ICS9250-23
Electrical Characteristics - SDRAM
TA = 0 - 70 C; VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5%; CL =30 pF PARAMETER Output High Voltage Output Low Voltage Output High Current Output Low Current Rise Time1 Fall Time
1
SYMBOL VOH1 VOL1 IOH1 IOL1 tr1 tf1 dt1 tsk1 tjcyc-cyc1
CONDITIONS IOH = -1 mA IOL = 1 mA VOH@MIN = 2 V VOH@MAX = 3.135V VOL@MIN = 1 V VOL@MAX =0.4V VOL = 0.4 V, VOH = 2.4 V VOH = 2.4 V, VOL = 0.4 V VT = 1.5 V VT = 1.5 V VT = 1.5 V
MIN 2.4
TYP 3.28 0.03 -85 -12 63 27 1.25 1.53 53.2 267 176
(No Skew Window is needed for Group Skew spec.) TA = 0 - 70 C; VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5% 24MHz, 48MHz, REF, CPU & IOAPIC load = 20 pF; PCI, SDRAM & 3V66 load = 30 pF. Refer to Group Offset Waveform diagram for definition of transition edges.
394 2.58
Third party brands and names are the property of their respective owners.
13
ICS9250-23
0ns
25ns
50ns
75ns
CPU 66 Period
3V66 Link (ICH / MGCH) [66MHz (3.3V)] PCI [7:0] LPC/SIO [33MHz (3.3V)] Ref Clock [14.318MHz (3.3V)] USB [48MHz (3.3V)] APIC (CPU/MCH) [16.67MHz (2.5V)]
Third party brands and names are the property of their respective owners.
14
ICS9250-23
SYMBOL
L
INDEX AREA
E1
1 2 D h x 45
A A1
A A1 b c D E E1 e h L N
In Millimeters COMMON DIMENSIONS MIN MAX 2.41 2.80 0.20 0.40 0.20 0.34 0.13 0.25 SEE VARIATIONS 10.03 10.68 7.40 7.60 0.635 BASIC 0.38 0.64 0.50 1.02 SEE VARIATIONS 0 8 VARIATIONS D mm. MIN MAX 18.31 18.55
In Inches COMMON DIMENSIONS MIN MAX .095 .110 .008 .016 .008 .0135 .005 .010 SEE VARIATIONS .395 .420 .291 .299 0.025 BASIC .015 .025 .020 .040 SEE VARIATIONS 0 8
-Ce
b SEATING PLANE .10 (.004) C
N 56
10-0034
Ordering Information
ICS9250yF-23
Example:
Revision Designator
Device Type Prefix ICS, AV = Standard Device
Third party brands and names are the property of their respective owners.
15
ICS reserves the right to make changes in the device data identified in this publication without further notice. ICS advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate.