_ _
1
_ _
V R
se
I
R
p
1
Eq. (1) shows that the non linear output characteristics of
solar cell. It is aected by temperature, radiation of solar
and condition of load, where I
Photo
is the photo current,
I
RSat
is the reverse saturation current, q is the electron
charge (1.6021747 10
19
C), R
Se
is the series resistance
and R
p
is the parallel resistance. Photocurrent I
Photo
is di
rectly proportional to the solar irradiation (G
ira
). In Eq.
(1) A
D
is dimensionless factor, K
B
is the Boltzmann con
stant (1.38 10
23
J/K) and T is the temperature.
I
Photo
G
ira
I
sc
G
ira
G
iras
_ _
2
where I
SC
short circuit current depends linearly on cell tem
perature and G
iras
is the standard irradiation (1000 W/m
2
).
I
sc
T I
scsat
1 DI
sc
T T
st
3
where DI
sc
is the temperature coecient and T
St
is the stan
dard temperature (298 K). I
Photo
and I
RSat
depend on the
230 M. Valan Rajkumar, P.S. Manoharan / Solar Energy 87 (2013) 229245
cell temperature and solar irradiation and these can be
mathematically expressed as
I
Photo
G
ira
; T I
scsat
G
ira
G
iras
_ _
1 DI
sc
T T
st
4
I
RSat
G
ira
; T
I
Photo
G
ira
; T
e
V oc
V
t
1
5
In Eq. (5), V
t
is thermal voltage. The parameters of solar
array KC200GT at nominal operating conditions is shown
in the Table 1.
3. MPPT control
Many MPPT algorithms have been proposed in the lit
erature. The two algorithms often used to achieve maxi
mum power point tracking are the P&O and INC
methods. The INC method oers good performance under
rapidly changing atmospheric conditions. The INC method
uses two voltage sensors and two current sensors to sense
the output voltage and current of the PV array. If the sen
sors require more conversion time, then the MPPT process
will take longer to track the maximum power point. During
tracking time, the PV output is less than its maximum
power. This means that longer the conversion time, larger
the power loss (Hajizadeh and Golkar, 2008).
On the contrary, if the execution speed of the P&O
method increases, then the system loss will decrease. More
over, this method only requires two sensors, which results
in a reduction of hardware requirements and cost. There
fore, P&O method is used to control the MPPT process.
In order to achieve maximum power, two dierent
applied control methods that are often chosen are volt
agefeedback control and powerfeedback control (Hua
et al., 1998). Voltagefeedback uses the solararray terminal
voltage to control and keep the array operating near its
maximum power point by regulating the arrays voltage
and matching the voltage of the array to a desired voltage.
The drawback of the voltagefeedback control is its neglect
of the eect of irradiation and cell temperature. Therefore,
the powerfeedback control is used to achieve maximum
power.
The P&O MPPT algorithm with a powerfeedback con
trol (Hua et al., 1998; Koutroulism and Kaalitzakis, 2001)
Fig. 1. General diagram of three phase load connected photovoltaic system.
Fig. 2. Equivalent circuit of a PV cell physical model.
Table 1
Parameters of the adjusted model of the KC200GT solar
array at nominal operating conditions.
I
mp
7.61 A
V
mp
26.3 V
P
max,m
200.143 W
I
sc
8.21 A
V
oc
32.9 V
I
o,n
9.825 10
8
A
I
Photo
8.214 A
A 1.3
R
p
415.405 X
R
se
0.221 X
M. Valan Rajkumar, P.S. Manoharan / Solar Energy 87 (2013) 229245 231
is shown in Fig. 3. The power is calculated by using deter
mination of PV voltage and PV current. At the maximum
power point dv/dt is zero. The maximum power point can
be achieved by changing the reference voltage by the
amount of DV
ref
.
In order to implement the MPPT algorithm, a buck
boost dcdc converter is used. The parameters L and C in
the buckboost converter must satisfy the following condi
tions (Mohan et al., 2003).
L > R1 D
2
=2f 6
C > D=Rf DV =V
out
7
In Eqs. (6) and (7), D is the duty cycle and f is the switching
frequency. The buckboost converter consists of one
switching device that enables it to turn ON and OFF
depending on the applied gate signal D. The gate signal
for the switching device can be obtained by comparing
the sawtooth waveform with the control voltage (Haji
zadeh and Golkar, 2008). The change of reference voltage
DV
ref
obtained by MPPT algorithm becomes the input of
the pulse width modulation (PWM). The PWM gate signal
to control the buckboost converter and, thus, maximum
power is tracked and delivered to the inverter.
4. Fivelevel cascaded Hbridge inverter topology
The multilevel inverter is best suited for the application
which demands the nest quality of the ac supply wave
forms. This work presents a SVPWM control scheme,
which pertains fully to cascaded multilevel inverters. The
comparison of diode clamped and cascaded inverters are
shown in Table 2. When compared to diode clamped
inverters, cascaded inverter requires the least number of
components to achieve the same number of voltage levels.
A cascaded multilevel inverter consists of a series of H
bridge (singlephase, fullbridge (FB)) inverter units. The
general function of this multilevel inverter is to synthesize
a desired voltage from several separate dc sources (SDCSs),
which may be obtained from batteries, fuel cells, or solar
cells. A three phase velevel cascaded Hbridge circuit dia
gram is shown in Fig. 4. Each SDCS is connected to H
bridge inverter. The ac terminal voltages of dierent level
inverters are connected in series. An mlevel cascaded H
Fig. 3. Flow chart of the P&O MPPT.
232 M. Valan Rajkumar, P.S. Manoharan / Solar Energy 87 (2013) 229245
bridge inverter typically consists of 2(m 1) main switch
ing devices, 2(m 1) main diodes and (m 1)/2 capacitors
on the DC bus. Unlike the diodeclamp inverter, the cas
caded inverter does not require any voltageclamping
diodes.
The phase output voltage is synthesized by the sum of
four inverter output voltages V
an
= V
a1
+ V
a2
+ V
a3
+ V
a4
.
Each inverter level can generate three dierent voltage out
puts, +V
dc
, 0 and V
dc
, by connecting the dc source to the
ac output side by dierent combinations of the four
switches, S
p1
, S
p2
, S
n1
, and S
n2
. When the switches S
p1
and S
p2
, are turned ON, it gives V
a4
= +V
dc
. When the
switches S
n2
and S
n1
, turned ON, it gives V
a4
= V
dc
.
When the all switches are turned OFF, it gives V
a4
= 0.
Similarly, the ac output voltage at each level can be
obtained in the same manner. If N
S
is the number of dc
sources, the output phase voltage level is m = N
S
+ 1.
Controlling the conduction angles at dierent inverter
levels can minimize the harmonic distortion of the output
voltage. If the phase current i
a
, is sinusoidal and leads or
lags the phase voltage V
an
by 90, the average charge to
each dc capacitor is equal to zero over one cycle. Therefore,
all SDCS capacitor voltages can be balanced. Each H
bridge unit generates a quasisquare waveform by phase
shifting its positive and negative phaselegswitching tim
ings. Table 3 shows the relationship between the output
voltage levels and switching states for the velevel topol
ogy is shown in Fig. 5. Switches S
px
and S
nx
(x = 1, 2, 3, 4) are arranged in pairs and operate in a com
plementary mode where S
px
as positive switches and S
nx
as
negative switches. State condition 1 means the switch is
ON and 0 means the switch is OFF.
5. SVPWM algorithm
Dierent PWM techniques are applied for controlling
the active devices in a multilevel inverter (Colak et al.,
2011). In this paper, SVPWM technique is used to generate
PWM control signals to the inverter. Fig. 6 shows the space
Table 2
Comparison of diode clamped and cascaded multilevel inverter topologies.
S. No. Topology Diode clamped Cascaded
1 Power semiconductor switches 2(m 1) 2(m 1)
2 Clamping diodes per phase (m 1)(m 2) 0
3 DC bus capacitors (m 1) (m 1)/2
4 Balancing capacitors per phase 0 0
5 Voltage unbalancing Average Small
6 Applications Motor drive system STATCOM Motor drive system, PV, fuel cells, battery system
Fig. 4. Fivelevel cascaded inverter topology.
M. Valan Rajkumar, P.S. Manoharan / Solar Energy 87 (2013) 229245 233
vector diagram for twolevel inverter. Modulation index
(MI) is dened as in Eq. (8)
MI
V
P1
V
P1Six
8
In Eq. (8), V
P1
is the peak value of fundamental voltage
and V
P1Six
is the peak value of fundamental voltage at
six step operation. For a nlevel cascaded topology V
P1

Six
= (2/p)(n 1)V
dc
, where V
dc
is the dc link voltage.
For a NPC topology V
P1Six
= (2/p)(V
dc
), this is same as
twolevel inverter. The SVM is used to compensate the re
quired voltseconds using discrete switching states and their
ONtimes produced by inverter.
In a two level inverter, ONtime calculation is based on
the location of reference vector within a sector S
i
, i = 1,
2 . . . , 6 for a twolevel inverter, voltsecond equation is,
V
z
T
s
V
X
T
a
V
Y
T
b
9
The voltseconds in terms of components V
Z
, V
X
and V
Y
of
along a b axis are,
V
Z
a
T
s
T
a
0:5T
b
10
V
Z
b
T
s
hT
b
11
T
s
T
a
T
b
T
0
12
Table 3
Relationship between output level and switching states (1 indicates ONstates and 0 indicates OFFstates).
Output level Switching states
S
p1
S
p2
S
p3
S
p4
S
n4
S
n3
S
n2
S
n1
2V
dc
0 0 0 0 1 1 1 1
V
dc
1 0 0 0 1 1 1 0
0 0 0 1 0 1 1 1
0 0 1 0 1 0 1 1
0 1 0 0 1 1 0 1
0 1 1 0 0 1 1 0 0
0 0 1 1 0 0 1 1
1 0 1 0 1 0 1 0
1 0 0 1 0 1 1 0
0 1 0 1 0 1 0 1
0 1 1 0 1 0 0 1
+V
dc
1 1 1 0 1 0 0 0
0 1 1 1 0 0 0 1
1 0 1 1 0 0 1 0
1 1 0 1 0 1 0 0
+2V
dc
1 1 1 1 0 0 0 0
Fig. 5. Oneleg circuit of velevel cascaded inverter.
Fig. 6. Space vector diagram for twolevel inverter.
234 M. Valan Rajkumar, P.S. Manoharan / Solar Energy 87 (2013) 229245
Solving Eqs. (10)(12), obtain for the calculation of ON
times,
T
a
T
s
V
Z
a
V
Z
b
T
s
2h
_ _ _ _
13
T
b
T
s
V
Z
b
h
_ _
14
T
0
T
s
T
a
T
b
15
In Eqs. (13) and (14), h is height of the triangle of sector
S
i
fh 0:866 or
3
p
=2g, assuming that the sides of the
equilateral triangle are unity. In Eqs. (13)(15), T
S
= 1/
(2f
S
), f
S
is the switching frequency. Fig. 7 shows the sector
1 for twolevel inverter.
Each sector can be split into (n 1) triangles, where n
indicates level of the inverter. For any given reference vec
tor, the sector of operation and its angle within the sector is
determined by using Eqs. (16) and (17), respectively.
S
i
int
h
60
_ _
1 16
c rem
h
60
_ _
17
In Eqs. (16) and (17), h(0 6 h 6 360)is the angle of the ref
erence vector with respect to a axis, c0
c 60
is the
angle within the sector and S
i
(1 6 S
i
6 6) is its sector oper
ation, int and rem is standard math function of integer and
reminder. The space vector diagramof a three phase voltage
source inverter is a hexagon, consisting of six sectors.
SVPWM algorithm is to identify the triangle in which
the tip of the reference vector is located. Each triangle
can be treated as a vector of a two level inverter. The
ONtime can be calculated using small vector analogy
ONtime equation of the twolevel inverter. Fig. 8 shows
the space vector diagram for velevel inverter.
In each sector, triangle can be classied into two types.
Type 1 triangle has its base side at the bottom. Type 2 tri
angle has its base side at the top. The triangle number D
j
can be determined in terms of two integer variables I
1
and I
2
, which are dependent on the position of reference
vector (V
a
, V
b
).
I
1
int V
a
V
b
3
p
_ _
18
I
2
int
V
b
h
_ _
19
Eq. (18) signies part of the sector between the lines
y
3
p
3
p
I
1
and y
3
p
x
3
p
I
1
1. This forms
one region. Eq. (19) signies part of the sector between
the lines y = hI
1
and y = h(I
1
+ 1). This forms another re
gion. The tip of reference vector is situated at the intersec
tion of these two regions inclined at 120 and forms
triangle or rhombus.
This rhombus is made of two triangles. Let (V
aS
, V
bS
)
are the coordinates of the reference vector with respect
to the origin of the rhombus.
V
aS
V
a
I
1
0:5I
2
20
V
bS
V
b
I
2
h 21
In Eqs. (20) and (21), (V
aS
/V
bS
) is the slope of the line be
tween the origin of the rhombus and the reference vector
and it is compared with slope of the diagonal of the rhom
bus which is
3
p
.
The slope comparison is done by evaluating inequality
V
bS
6
3
p
V
aS
and to determine the small vector V
Z
and
the exact triangle number D
j
. If the V
bS
6
3
p
V
aS
, which
indicates triangle of type 1 and these triangles are similar
to sector 1 of twolevel inverter. The triangle number D
j
is obtained as
D
j
I
2
1
2I
2
22
If V
bS
>
3
p
V
aS
,
which indicates the triangle of type 2
and these triangles are similar to sector 2 of twolevel.
The triangle number D
j
is obtained as
D
j
I
2
1
2I
2
1 23
In Eqs. (22) and (23), D indicates the triangle and j is the
triangle number and hence D
j
is an integer and signies
jth triangle in the sector. Using Eqs. (22) and (23), to iden
tify triangle in a sector and the on times are calculated
using Eqs. (13)(15). The D
j
is formulated to provide a sim
ple way of arranging the triangle, leading to ease of identi
cation and extension to any level and it greatly simplies
the PWM process as switching state can be easily mapped
with respect to D
j
. The sector and switching states mapping
is shown in Table 4.
6. Inverter control
The inverter control circuit has the function to control
the active and reactive power. In the decoupled daxis Fig. 7. Sector 1 for twolevel inverter.
M. Valan Rajkumar, P.S. Manoharan / Solar Energy 87 (2013) 229245 235
and qaxis current control loops, two PI controllers are
employed to eliminate current errors. The outputs of PI
controllers are inductor lter voltage references V
Ld
and
V
Lq
that are superimposed by V
gd
and V
gq
to generate the
inverter output voltage references V
d
and V
q
for SVPWM.
The current references i
d
and i
q
are provided by the output
of PV array.
At the end V
ref
is obtained, these are passed to inverter
control which gives outputs of pulses to drive the multilevel
inverter switches. As there is dcdc buckboost converter
between the PV generator and the inverter, to get the
MPPT function.
7. FPGA implementation
FPGA is a silicon chip containing an array of logic con
gurable blocks, consists of congurable logic block
(CLB), digital clock manager (DCM), and hardware multi
pliers. The FPGA used in this project is Xilinx Spartan 3A,
which has 1.8 Million gates device. An ASIC can perform a
single function for the lifetime of the chip whereas FPGA
can be reprogrammed to perform dierent function in a
matter of microseconds.
The design used Xilinx development tools, namely
works view, and is realized in a single FPGA chip with
no external memory. The whole system is implemented in
only a single chip and more reliable, faster design, verica
tion time, and high performance. A standard FPGA design
ow should include circuit design and entry, functional
simulation, synthesize, post synthesize simulation, place
androute, post placeandroute simulation, board level
simulation and download and debug. The block diagram
for FPGA implementation of SVM control strategy is
shown in Fig. 9. The SVM generator based on nite state
machine (FSM) is to implement the SVM algorithm. The
FSM consists of six states, which are waiting, a b trans
formation, sector selection, triangle determination, switch
states judgment, and dwell time conguration.
In this programming, FPGA using VHDL and coding
are used to generate the SVPWM for the inverter circuit.
Simulation steps are as follows.
1. Initialize system parameters using FPGA.
2. Perform VHDL coding to:
i. Determine sector.
ii. Determine time duration T
a
, T
b
, T
0
.
iii. Determine the switching time of each sector.
iv. Generate the inverter output voltage.
3. View the SVPWM waveforms through Xilinx.
8. Simulation results
Simulations are performed by using MATLAB/simulink
for the proposed system. The SVPWM switching strategy is
used in this paper. The SVPWM output is generated from
Fig. 8. Space vector diagram for velevel inverter.
Table 4
Sector and switching states mapping.
Sector Phase A Phase B Phase C
S
1
S
a
S
b
S
c
S
2
S
b
S
c
S
a
S
3
S
c
S
a
S
b
S
4
S
a
S
b
S
c
S
5
S
b
S
c
S
a
S
6
S
c
S
a
S
b
236 M. Valan Rajkumar, P.S. Manoharan / Solar Energy 87 (2013) 229245
this simulink module. This involves determining the posi
tion of reference vector according to fundamental fre
quency f = 50 Hz, sampling frequency f
s
= 10 kHz and
time. According to sector wherein the reference vector is,
determine the switching sequence and to calculate the time
for dierent switching states. The switching instant of a
SVPWM pulse waveform is shown in Fig. 10. The modula
tion index determines the shape of the output voltage of the
inverter. The simulation block diagram for proposed sys
tem is shown in Fig. 11.
The MPPT using P&O tracks the operating point
quickly and accurately in irradiance level. The simulation
result of P&O MPPT tracking is shown in Fig. 12. Simula
tion result for the twolevel inverter is shown in Fig. 13.
Simulation result for the threelevel inverter is shown in
Fig. 14. Simulation result for the proposed velevel inver
ter is shown in Fig. 15. This shows that the generated line
toline voltage is much improved with the level of inverter.
The decoupling of the voltage loops V
d
and V
q
is good,
since the V
q
remains constant under variations which
shows high dynamic performance of the controllers. The
performance of the P&O with the three phase velevel cas
caded Hbridge inverter also shows that output of the PV
follows its reference.
The THD levels of three phase twolevel, threelevel and
velevel are compared in Table 5. This proves that the
proposed scheme can reduce the THD which is indispens
able condition for PV system. The results from velevel
SVPWM inverter are compared with those from twolevel
SVPWM and threelevel SVPWM inverter in terms of
THD. The THD measurement for the twolevel inverter
is shown in Fig. 16. The THD measurement for the
Fig. 9. Block diagram for FPGA implementation SVM control with nite state machine.
Fig. 10. Switching instant of a SVPWM pulse waveform.
M. Valan Rajkumar, P.S. Manoharan / Solar Energy 87 (2013) 229245 237
threelevel inverter is shown in Fig. 17. The THD measure
ment for the proposed velevel inverter is shown in
Fig. 18. These shows the THD, which is highly reduced
as the level of inverter, increases. From the results it is
observed that the generated voltage spectrum is very much
increased with the level of inverter. The THD measurement
Fig. 11. Simulation block diagram for the proposed system.
238 M. Valan Rajkumar, P.S. Manoharan / Solar Energy 87 (2013) 229245
of the twolevel inverter is 16.10% and threelevel inverter
is 9.08%. The THD measurement of the proposed velevel
inverter is 5.68%.
The THD values of the proposed inverter are lower than
that of the velevel diode clamped multilevel inverter
(DCMLI) using sinusoidal PWM (SPWM) technique (Ravi
et al., 2011). The THD measurement of threelevel DCMLI
is 35.27% and velevel DCMLI is 13.11% (Ravi et al.,
2011) as shown in Table 6. The fundamental component
of the output voltage is increased with the level of inverter.
This proves that the proposed scheme can reduce the THD
which is necessary criterion for PV system.
9. Experimental results
The simulation results are veried experimentally using
a FPGA Spartan 3A kit. The proposed twolevel and
threelevel inverter is tested with a PV array and the ratings
Fig. 12. Simulation result of P&O MPPT tracking algorithm.
Fig. 13. Linetoline voltage (V
ab
) twolevel inverter.
Fig. 14. Linetoline voltage (V
ab
) threelevel inverter.
M. Valan Rajkumar, P.S. Manoharan / Solar Energy 87 (2013) 229245 239
of PV module are shown in Table 1. The 1200 V, 25 A,
IGBT is used in cascaded Hbridge inverter. The 415 V,
1.8 A, 50 Hz, 1440 rpm, 1 HP three phase induction motor
is used as load. Prototypes twolevel and threelevel voltage
source inverter, to validate the simulation results are built.
VHDL code is developed to examine the switching pat
terns of SVPWM method. This code is synthesized using
Xilinx ISE. The FPGA based generalized SVPW modula
tor is applied to control these voltage source inverter to
track the given reference. The generation of SVPWM pulse
waveform for twolevel inverter through Xilinx show in
Fig. 19. The generation of SVPWM pulse waveform for
threelevel inverter through Xilinx show in Fig. 20.
The proposed system is tested in laboratory during
standalone operations. The block diagram for the control
system is shown in Fig. 21. The photograph of the experi
mental setup that includes the FPGA is shown in Fig. 22.
Fig. 15. Linetoline voltage (V
ab
) for proposed velevel inverter.
Table 5
Total harmonic distortion for the proposed system.
No of levels THD (%)
2 16.10
3 9.08
5 5.68
Fig. 16. THD measurement for twolevel inverter.
Fig. 17. THD measurement for threelevel inverter.
240 M. Valan Rajkumar, P.S. Manoharan / Solar Energy 87 (2013) 229245
The solar panel is not shown in photograph. The voltage
signals are scaled down to match the FPGA analog input
level. These oscilloscope graphs demonstrate the good
quality of the obtained voltage waveforms, conrming sim
ulation results. The triggered signals generated by the
Fig. 18. THD measurement for proposed velevel inverter.
Table 6
Comparison between THD for proposed system with SPWM.
No of levels SPWM (%) Proposed SVPWM (%)
3 35.27 9.68
5 13.11 5.68
Fig. 19. Generation of SVPWM pulse wave for twolevel inverter.
Fig. 20. Generation of SVPWM pulse wave for threelevel inverter.
M. Valan Rajkumar, P.S. Manoharan / Solar Energy 87 (2013) 229245 241
FPGA control the transistors of the multilevel inverter.
The twolevel and threelevel three phase cascaded inverter
with dierent switching states, are used in the experiments.
The switching frequency is 10 kHz. The THD levels of two
level and threelevel inverter are compared in Table 5. The
experimental system conguration is the same as that in
simulations.
The experimental result of controlling a twolevel inver
ter is shown in Fig. 23. The experimental result of control
ling a threelevel inverter is shown in Fig. 24. The
experimental results show that the FPGA based PV system
having output linetoline voltage with lower THD. Better
performance can be obtained when the modulation index is
increased. Therefore, the overall eciency of PV system
depends on the multilevel conversion with SVPWM con
trol, P&O MPPT and DCDC conversion. The use of
FPGA allows very high speed control loops, resulting in
signicantly enhanced performance. In the output, wave
forms have limited harmonic content; therefore, a small
and light output lter is sucient for fullling electromag
netic interference rules, thus reducing size and cost.
10. Conclusion
This paper presents FPGA based multilevel cascaded
inverters with SVPWM algorithm for photovoltaic system.
The conguration for the proposed system is designed and
simulated using MATLAB/simulink and implementation
in FPGA. The acceptable results for the proposed multi
level cascaded inverter are summarized as follows.
Fig. 21. Basic structure of the experimental setup.
Fig. 22. Photograph of experimental setup.
242 M. Valan Rajkumar, P.S. Manoharan / Solar Energy 87 (2013) 229245
(1) The proposed system produces less dv/dt voltage
stress imposed on the switching devices and the
capacity to operate at a lower switching frequency.
(2) The P&O MPPT algorithm does not require any
additional hardware components. The PV system loss
decreases, execution speed increases, and requires less
conversion time.
(3) The SVPWM can provide proper selecting switching
states of the inverter, optimization of switching pat
terns, and improving dc link voltage utilization. It is
more ecient than any other conventional PWM
methods.
(4) Embedding SVPWM in an FPGA creates the
increased controller bandwidth, high speed input out
put response enables a precise switching, the exible
adjustment of dead time, resulting in the reduction
of voltage harmonics which is very benecial for the
output voltage quality.
(5) The FPGA can be more ecient than the conven
tional controller due to fast prototyping, software
design and simple hardware design.
(6) It is seen from the simulation results that the gener
ated voltage spectrum is very much improved with
increase in the level of the inverter for PV system.
The THD is highly reduced as the level of inverter
increases (5.68%). It is quite low as compared with
the conventional twolevel inverter (16.10%) and
threelevel inverter (9.08%). Hence, the optimum
power is transferred to drive a 1 HP three phase
induction motor.
Fig. 23. Linetoline voltage (V
ab
) of twolevel inverter.
Fig. 24. LinetoLine voltage (V
ab
) of threelevel inverter.
M. Valan Rajkumar, P.S. Manoharan / Solar Energy 87 (2013) 229245 243
(7) The THD value of the velevel DCMLI with SPWM
(13.11%) is higher than the THD value of the pro
posed velevel with SVPWM (5.68%).
(8) The results obtained are full of promise to use the
multilevel cascaded Hbridge inverter with SVPWM
strategy are gained importance in high voltage, high
power, and high performance applications such as
PV generation system. The proposed system solves
commutation loss, electromagnetic interference, har
monics and high frequency switching problems.
(9) The level of the inverter increases, the harmonic con
tent of the output voltage waveform decreases. Thus,
the output voltage quality increases. It can be easily
extended to the nnumber of levels.
Acknowledgment
One of the authors of this paper (P.S. Manoharan)
acknowledges University Grant Commission (UGC), India
for sanctioning the funding under major research project,
vide reference F.No. 40468/2011 (SR).
References
Alothman, A.K., Tamer Abdelhamid, H., 2009. Elimination of harmon
ics in multilevel inverters with nonequal dc sources using PSO. Energy
Conversion and Management 50, 756764.
Alvarez, Jacobo, Lopez, Oscar, Francisco Freijedo, D., Jesus, Doval
Gandoy, 2011. Digital parameterizable VHDL module for multilevel
multiphase space vector PWM. IEEE Transactions on Industrial
Electronics 58 (9), 39463957.
Cavalcanti, M.C., Kleber de Oliverira, C., Alexandre de Farias, M.,
Francisco Neves, N.S., Gustavo Azevedo, M.S., Felipe Camboim, C.,
2010. Modulation techniques to eliminate leakage currents in trans
formerless threephase photovoltaic systems. IEEE Transactions on
Industrial Electronics 57 (4), 13601368.
Cecati, Carlo, Ciancett, Fabrizio, Siano, Pierluigi, 2010. A multilevel
inverters for photovoltaic systems with fuzzy logic control. IEEE
Transactions on Industrial Electronics 57 (12), 41154125.
Celanovic, N., Boroyevich, D., 2001. A fast space vector modulation
algorithm for multilevel three phase converters. IEEE Transactions on
Industrial Applications 37 (2), 637641.
Colak, Ilhami, Kabalci, Ersan, Bayindir, Ramazan, 2011. Review of
multilevel voltage source inverter topologies and control schemes.
Energy Conversion and Management 52 (2), 11141128.
Grandi, Gabriele, Rossi, Claudio, Ostojic, Darko, Casadei, Domenico, 2009.
A new multilevel conversion structure for gridconnected PV applica
tions. IEEE Transactions on Industrial Electronics 56 (11), 44164426.
Gupta, A.K., Khambadkone, A.M., Tan, K.M., 2004. A twolevel inverter
based SVPWMalgorithmfor a multilevel inverter. IEEE Proceeding on
Annual Conference Industrial Electronics Society 2, 18231828.
Hajizadeh, A., Golkar, M.A., 2008. Power ow control of grid connected
fuel cell distributed generated systems. Journal of Electrical Engineer
ing Technology 3 (2), 143151.
Hammond, P., 1997. A new approach to enhance power quality for
medium voltage ac drives. IEEE Transactions on Industrial Applica
tions 33 (1), 202208.
Hua, C., Lin, J., Shen, C., 1998. Implementation of a DSPcontrolled
photovoltaic system with peak power tracking. IEEE Transactions on
Industrial Electronics 45 (1), 99107.
Rodriguez, Jose, Lai, JihSheng, Peng, Fang Zheng, 2002. Multilevel
inverters: a survey of topologies, controls, and applications. IEEE
Transactions on Industrial Electronics 49 (4), 724738.
Koutroulism, E., Kaalitzakis, K., 2001. Development of a microcontroller
based photovoltaic maximum power point tracking control system.
IEEE Transactions on Power Electronics 16 (1), 4654.
Liu, Yu, Hong, Hoon, Huang, A.Q., 2009a. Realtime algorithm for
minimizing THD in multilevel inverters with unequal or varying
voltage steps under staircase modulation. IEEE Transactions on
Industrial Electronics 56 (6), 22492258.
Liu, Yu, Hong, Hoon, Huang, A.Q., 2009b. Realtime calculation of
switching angles minimizing THD for multilevel inverters with step
modulation. IEEE Transactions on Industrial Electronics 56 (2), 285
293.
LopezLapena, Oscar, Penella, Maria Teresa, Gasulla, Manel, 2010. A
new MPPT method for lowpower solar energy harvesting. IEEE
Transactions on Power Electronics 57 (9), 31293138.
Villalva, Marcelo Gradella, Rafael, Jonas Gazoli, Filho, Ernesto Rupp
errt, 2009. Comprehensive approach to modelling and simulation of
photovoltaic arrays. IEEE Transactions on Power Electronics 24 (5),
11981208.
Massoud, A.M., Finney, S.J., Williams, B.W., 2003. Control techniques
for multilevel voltage source inverters. IEEE Proceedings on Power
Electronics specialists Conference 1, 171176.
McGrath, B.P., Holmes, D.G., Lipo, T.A., 2003. Optimized space vector
switching sequence for multilevel inverters. IEEE Transactions on
Power Electronics 18 (6), 12931301.
Mohan, N., Undeland, T.M., Robbins, W.P., 2003. Power Electronics,
Converters, Applications and Design, second ed. Wiley, New York.
Mondal, S.K., Pinto, J.O.P., Bose, B.K., 2002. A Neutralnetworkbased
spacevector pwm controller for a three level voltage fed inverter
induction motor drives. IEEE Transactions on Power Electronics 38
(3), 660669.
Mondal, S.K., Bose, B.K., Oleschunk, V., Pinto, J.O.P., 2003. Space
vector pulse width modulation of threelevel inverter extending
operation into overmodulation region. IEEE Transactions on Power
Electronics 18 (2), 604611.
Ozdemir, Engin, Ozdemir, Sule, Leon Tolbert, M., 2009. Fundamental
frequencymodulated sixlevel diodeclamped multilevel inverter for
threephase standalone photovoltaic system. IEEE Transactions on
Industrial Electronics 56 (11), 44074415.
Pan, Zhiquo, Peng, F.Z., 2006. Harmonics optimization of the voltage
balancing control for multilevel converter/inverter systems. IEEE
Transactions on Power Electronics 21 (1), 211218.
Puyal, D., Barragan, L.A., Acero, J., Burdio, J.M., Millan, I., 2006. An
FPGAbased digital modulator for fullor half bridge inverter control.
IEEE Transactions on Power Electronics 21 (5), 14791483.
Ravi, A., Manoharan, P.S., Vijay Anand, J., 2011. Modeling and
simulation of three phase multilevel inverter for grid connected
photovoltaic systems. Solar Energy 85, 28112818.
Richard Wies, W., RonJohnson, A., Anish Agrawal, N., TylerChubb, J.,
2005. Simulink model for economic analysis and environmental
impacts of a PV with dieselbattery system for remote village. IEEE
Transactions on Power Systems 20 (2), 692700.
Selvaraj, J., Rahim, N.A., 2009. Multilevel inverter for gridconnected PV
system employing digital PI controller. IEEE Transactions on Indus
trial Electronics 56 (1), 149158.
Sera, D., Teodorescu, R., Rodriguez, P., 2007. PV panel model based on
datasheet values. IEEE Proceeding International Symposium on
Industrial, Electronics, pp. 23922396.
Tolbert, L.M., Peng, F.Z., Habetler, T.G., 1999. Multilevel converters for
large electric drives. IEEE Transactions on Industrial Applications 35
(1), 3644.
Tonelli, M., Battaiotto, P., Valla, M.I., 2001. FPGA implementation of an
universal space vector modulator. In: IEEE Proceedings on Industrial
Electronics Conference, pp. 11721177.
244 M. Valan Rajkumar, P.S. Manoharan / Solar Energy 87 (2013) 229245
Tzou, Y., Hsu, H., 1997. FPGA realization of space vector PWM control
IC for three phase PWM inverters. IEEE Transactions on Power
Electronics 12 (6), 953963.
Tzou, Y.Y., Tsai, M.F., Lin, Y.F., Wu, H., 1996. DualDSP fully digital
control of an induction motor. In: IEEE ISIE Proceedings Conference,
pp. 673678.
Vadivel, S., Bhuvaneswari, G., Rao, G.S., 1991. A unied approach to the
real time implementation of DSP based PWM waveforms. IEEE
Transactions on Power Electronics 6 (4), 565575.
Villanueva, Elena, Correa, Pablo, Rodriguez, Jose, Pacas, Mario, 2009.
Control of a singlephase cascaded Hbridge multilevel inverter for
grid connected photovoltaic systems. IEEE Transactions on Industrial
Electronics 56 (11), 43994406.
Xiao, W., Dunford, W., Capel, A., 2004. A novel modeling method for
photovoltaic cells. In: IEEE Proceedings on 35th Annual Power
Electronics Specialists Conference, vol. 3, pp. 19501956.
Yousefpoor, N., Fathi, S.H., Farokhnia, N., Abvaneh, H.A., 2012. THD
minimization applied directly on the linetoline voltage of multilevel
inverters. IEEE Transactions on Industrial Electronics 59 (1), 373380.
Zhou, Z., Li, T., Takahashi, T., Ho, E., 2004. Design of a universal space
vector PWM controller based FPGA. In: IEEE Proceedings on
Applied Power Electronics Conference and Exposition, vol. 3, pp.
16981702.
M. Valan Rajkumar, P.S. Manoharan / Solar Energy 87 (2013) 229245 245