N156B6 L08

Doc No.: 400032797 Issued Date: May. 22, 2009 Model No.
: N156B6-L08
Approval
TFT LCD Approval Specification
MODEL NO.: N156B6-L08
Customer : Approved by :
www.jxlcd.com www.jxlcd.com
Note :
2009.06.04
2009-06-04 18:48:11
NB
Director
Accept
1 / 31
Version 2.0
Doc No.: 400032797 Issued Date: May. 22, 2009 Model No.: N156B6-L08
Approval
- CONTENTS REVISION HISTORY 1. GENERAL DESCRIPTION
1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS -------------------------------------------------------------------------------------------------------------
3 4
2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS
-------------------------------------------------------
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT
-------------------------------------------------------
4. BLOCK DIAGRAM
4.1 TFT LCD MODULE 4.2 BACKLIGHT UNIT
-------------------------------------------------------
10
5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE 5.2 TIMING DIAGRAM OF LVDS INPUT SIGNAL 5.3 COLOR DATA INPUT ASSIGNMENT 5.4 EDID DATA STRUCTURE
-------------------------------------------------------
11
6. CONVERTER
6.1 ABSOLUTE MAXIMUM RATINGS 6.2 RECOMMENDED OPERATING RATINGS
-------------------------------------------------------
17
7. INTERFACE TIMING
7.1 INPUT SIGNAL TIMING SPECIFICATIONS 7.2 POWER ON/OFF SEQUENCE
-------------------------------------------------------
19
8. OPTICAL CHARACTERISTICS
8.1 TEST CONDITIONS 8.2 OPTICAL SPECIFICATIONS
-------------------------------------------------------
22
9. PRECAUTIONS
9.1 HANDLING PRECAUTIONS 9.2 STORAGE PRECAUTIONS 9.3 OPERATION PRECAUTIONS
-------------------------------------------------------
26
10. PACKING
10.1 CARTON 10.2 PALLET
-------------------------------------------------------
27
11. DEFINITION OF LABELS

11.1 CMO MODULE LABEL 11.2 CARTON LABEL
-------------------------------------------------------
29
2 / 31
Version 2.0
Approval
REVISION HISTORY
Version Date Page (New) All Section All Description Approval spec was first issued for N156B6-L08
Ver 2.0 May.22, 2009
3 / 31
Version 2.0
Approval
1. GENERAL DESCRIPTION
1.1 OVERVIEW
N156B6-L08 is a 15.6 (15.547 diagonal) TFT Liquid Crystal Display module with LED Backlight unit and 40 pins LVDS interface. This module supports 1366 x 768 HD mode and can display 262,144 colors. The optimum viewing angle is at 6 oclock direction.
1.2 FEATURES
- HD (1366 x 768 pixels) resolution - 3.3V LVDS (Low Voltage Differential Signaling) interface with 1 pixel/clock - WLED
1.3 APPLICATION
- TFT LCD Notebook
1.4 GENERAL SPECIFICATI0NS

Item Active Area Bezel Opening Area Driver Element Pixel Number Pixel Pitch Pixel Arrangement Display Colors Transmissive Mode Surface Treatment Specification 344.232 (H) x 193.536 (V) (15.547 diagonal) 348.43 (H) x 197.74 (V) a-si TFT active matrix 1366 x R.G.B. x 768 0.252 (H) x 0.252 (V) RGB vertical stripe 262,144 Normally white Hard coating (3H), Glare Unit mm mm pixel mm color Note (1) -
Min. 358.8 209 --Typ. 359.3 209.5 5.2 430 Max. 359.8 210 5.5 445 Unit mm mm mm g
1.5 MECHANICAL SPECIFICATIONS

Item Horizontal(H) Module Size Vertical(V) Thickness(T) Weight Note (1) -
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
4 / 31
Version 2.0
Approval
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Storage Temperature Operating Ambient Temperature Shock (Non-Operating) Vibration (Non-Operating) Note (1) Symbol TST TOP SNOP VNOP Value Min. -20 0 Max. +60 +50 220/2 1.5 Unit C C G/ms G Note (1) (1), (2) (3), (5) (4), (5)
(a) 90 %RH Max. (Ta <= 40 C). (b) Wet-bulb temperature should be 39 C Max. (Ta > 40 C). (c) No condensation.
Note (2)
The temperature of panel surface should be 0 C min. and 60 C max.
Relative Humidity (%RH)

100 90 80
60
Operating Range
20 10
40
Storage Range
20
-40
-20
40
60
80
Temperature (C)
Note (3) 1 time for X, Y, Z. for Condition (220G / 2ms) is half Sine Wave,. Note (4) 10~500 Hz, 0.5hr/cycle 1cycle for X,Y,Z Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture. The fixing condition is shown as below: At Room Temperature Side Mount Fixing Screw LCD Module Side Mount Fixing Screw Stage Gap=2mm Bracket
5 / 31
Version 2.0
Approval
2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE
Item Power Supply Voltage Logic Input Voltage Symbol Vcc VIN Value Min. -0.3 -0.3 Max. +4.0 Vcc+0.3 Unit V V Note (1)
2.2.2 BACKLIGHT UNIT

Item LED Light Bar Power Supply Voltage LED Light Bar Power Supply Current Symbol VL IL Value Min. -40 0 Max. 28 150 Unit V (1), (2) mA Note
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions. Note (2) Specified values are for LED (Refer to 3.2 for further information).
6 / 31
Version 2.0
Approval
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE
Parameter Power Supply Voltage Ripple Voltage Rush Current Initial Stage Current Power Supply Current White Black Symbol Vcc VRP IRUSH IIS VTH(LVDS) VTL(LVDS) VCM |VID| RT PEBL Min. 3.0 240 350 -100 1.125 100 Value Typ. 3.3 50 260 380 100 2.04 Max. 3.6 1.5 1.0 280 400 +100 1.375 600 Ta = 25 2 C Unit V mV A A mA mA mV mV V mV Ohm W Note (2) (2) (3)a (3)b (5), VCM=1.2V (5) VCM=1.2V (5) (5) (4)
LVDS Differential Input High Threshold LVDS Differential Input Low Threshold LVDS Common Mode Voltage LVDS Differential Input Voltage Terminating Resistor Power per EBL WG Note (2)
Note (1) The ambient temperature is Ta = 25 2 C. IRUSH: the maximum current when VCC is rising IIS: the maximum current of the first 100ms after power-on Measurement Conditions: Shown as the following figure. Test pattern: black.
+3.3V Q1 2SK1475 Vcc
C3 FUSE R1 1uF 47K (High to Low) (Control Signal) R2 SW 1K +12V Q2 2SK1470 VR1 C1 0.01uF 1uF 47K C2
(LCD Module Input)
Vcc rising time is 470us

+3.3V 470us
0.1Vcc
VCC
100ms
0V IRUSH
IIS ICC
7 / 31
Version 2.0
Approval
Note (3) The specified power supply current is under the conditions at Vcc = 3.3 V, Ta = 25 2 C, DC Current and fv = 60 Hz, whereas a power dissipation check pattern below is displayed. a. White Pattern b. Black Pattern
Active Area
Active Area
Note (4) The specified power are the sum of LCD panel electronics input power and the converter input power. Test conditions are as follows. (a) Vcc = 3.3 V, Ta = 25 2 C, fv = 60 Hz, (b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file Flat Panel Display Monitor Setup Patterns, FPDMSU.ppt. (c) Luminance: 60 nits.
VCM |VID| 0V
Note (5)
The parameters of LVDS signals are defined as the following figures.
Single Ended
VTH(LVDS)
|VID|
Differential
0V VTL(LVDS)
8 / 31
Version 2.0
Approval
3.2 BACKLIGHT UNIT
Parameter LED Light Bar Power Supply Voltage LED Light Bar Power Supply Current Power Consumption LED Life Time Note (1) Symbol VL IL PL LBL Min. 23.2 114 2.65 15000 Value Typ. 25.6 120 3.072 Max. 28 126 3.53 Unit V (1),(2) (Duty 100%) mA W Hrs (3), (Duty 100%) (4) Ta = 25 2 C Note
LED light bar configuration is shown as below. VL, IL LED Light Bar Light Bar Feedback Channels
Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar. Note (3) PL = IL VL Note (4) LED Lifetime was defined as the time when it continues to operate under the conditions at Ta=252 oC and IL = 20 mA(Per EA) until the brightness becomes 50% of its original value.
9 / 31
Version 2.0
Approval
4. BLOCK DIAGRAM
4.1 TFT LCD MODULE
LVDS INPUT / TIMING CONTROLLER

LVDS Display Data & Clock
SCAN DRIVER IC
TFT LCD PANEL
INPUT CONNECTOR
Vcc GND DataEDID CLKEDID VEDID
DC/DC CONVERTER & REFERENCE VOLTAGE GENERATOR EDID EEPROM LED Converter
DATA DRIVER IC
LED Power & Signal
BACKLIGHT UNIT
10 / 31
Version 2.0
Approval
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE
Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 Symbol Reserve Vcc Vcc VEDID Reserve CLKEDID DATAEDID Rxin0Rxin0+ Vss Rxin1Rxin1+ Vss Rxin2Rxin2+ Vss CLKCLK+ Vss NC NC Vss NC NC Vss NC NC Vss NC NC LED_GND LED_GND LED_GND Reserve LED_PWM LED_EN Reserve LED_VCCS LED_VCCS LED_VCCS Description Non-Connection use by CMO Power Supply +3.3 V (typical) Power Supply +3.3 V (typical) DDC 3.3V Power Non-Connection use by CMO DDC Clock DDC Data LVDS Differential Data Input LVDS Differential Data Input Ground LVDS Differential Data Input LVDS Differential Data Input Ground LVDS Differential Data Input LVDS Differential Data Input Ground LVDS Clock Data Input LVDS Clock Data Input Ground Non-Connection Non-Connection Ground Non-Connection Non-Connection Ground Non-Connection Non-Connection Ground Non-Connection Non-Connection Ground_LED Ground_LED Ground_LED Non-Connection use by CMO System PWM Signal Input LED enable pin Non-Connection use by CMO LED Power LED Power LED Power Polarity Remark
DDC 3.3V Power DDC Clock DDC Data R0~R5,G0
Negative Positive Negative Positive Negative Positive Negative Positive
G1~G5, B0, B1
B2~B5, DE, Hsync, Vsync
LVDS Level Clock
Note (1) Connector Part No. I-PEX 20455-040E-12 or equivalent Note (2) Users connector Part No: I-PEX 20453-040T or equivalent Note (3) The first pixel is odd as shown in the following figure.
11 / 31
Version 2.0
Approval
5.2 TIMING DIAGRAM OF LVDS INPUT SIGNAL
CLK+
T/7
Rxin2
IN20 DE
IN19 Vsync IN12 B0 IN5 R5
IN18 Hsync IN11 G5 IN4 R4
IN17 B5 IN10 G4 IN3 R3
Rxin1
IN13 B1
Rxin0
IN6 G0
Signal for 1 DCLK Cycle (T)
12 / 31
Version 2.0
Approval
5.3 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input. Data Signal Red Green Blue R5 R4 R3 R2 R1 R0 G5 G4 G3 G2 G1 G0 B5 B4 B3 B2 B1 B0 Black 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Red 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 Green 0 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 Basic Blue 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 Colors Cyan 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 Magenta 1 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 1 Yellow 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 White 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 Red(0)/Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Red(1) 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 Gray Red(2) 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 Scale : : : : : : : : : : : : : : : : : : : Of : : : : : : : : : : : : : : : : : : : Red Red(61) 1 1 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 Red(62) 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 Red(63) 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 Green(0)/Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Green(1) 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 Gray Green(2) 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 Scale : : : : : : : : : : : : : : : : : : : Of : : : : : : : : : : : : : : : : : : : Green Green(61) 0 0 0 0 0 0 1 1 1 1 0 1 0 0 0 0 0 0 Green(62) 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 Green(63) 0 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 Blue(0)/Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Blue(1) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 Gray Blue(2) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 Scale : : : : : : : : : : : : : : : : : : : Of : : : : : : : : : : : : : : : : : : : Blue Blue(61) 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 1 Blue(62) 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0 Blue(63) 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 Color
Note (1) 0: Low Level Voltage, 1: High Level Voltage
13 / 31
Version 2.0
Approval
5.4 EDID DATA STRUCTURE
The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards. Byte #(dec Byte imal) #(hex) 0 0 1 1 2 2 3 3 4 4 5 5 6 6 7 7 8 8 9 9 10 0A 11 0B 12 0C 13 0D 14 0E 15 0F 16 10 17 11 18 12 19 13 20 14 21 15 22 16 23 17 24 18 25 19 26 1A 27 1B 28 1C 29 1D 30 1E 31 1F 32 20 33 21 34 22 35 23 36 24 37 25 38 26 Value Value (hex) (binary) 00 00000000 FF 11111111 FF 11111111 FF 11111111 FF 11111111 FF 11111111 FF 11111111 00 00000000 30 00110000 AE 10101110 B0 10110000 40 01000000 00 00000000 00 00000000 00 00000000 00 00000000 0A 00001010 13 00010011 01 00000001 03 00000011 80 10000000 23 00100011 13 00010011 78 01111000 EA 11101010 7B 01111011 95 10010101 9C 10011100 57 01010111 57 01010111 94 10010100 29 00101001 15 00010101 50 01010000 54 01010100 00 00000000 00 00000000 00 00000000 01 00000001
Field Name and Comments Header Header Header Header Header Header Header Header ID system manufacturer name (LSB) ID system manufacturer name (MSB) ID system Product Code (LSB) ID system Product Code (MSB) ID Serial Number (32-bit serial number) ID Serial Number (32-bit serial number) ID Serial Number (32-bit serial number) ID Serial Number (32-bit serial number) Week of Manufacture Year of Manufacture EDID Structure version EDID Revision Video Input Definition Active Area Horizontal Image Size (cm) - 35 cm Active Area Vertical Image Size (cm) - 19cm Display gamma (gamma x 100)-100, (Gamma 2.2) Feature support Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0 Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0 Rx=0.61 Ry=0.343 Gx=0.342 Gy=0.581 Bx=0.162 By=0.083 Wx=0.313 Wy=0.329 Established Timing 1 Established Timing 2 Manufacturer's Timings Standard Timing Identification #1
14 / 31
Version 2.0
Approval
39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 27 28 29 2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F 50 51 52 53 Standard Timing Identification #1 Standard Timing Identification #2 Standard Timing Identification #2 Standard Timing Identification #3 Standard Timing Identification #3 Standard Timing Identification #4 Standard Timing Identification #4 Standard Timing Identification #5 Standard Timing Identification #5 Standard Timing Identification #6 Standard Timing Identification #6 Standard Timing Identification #7 Standard Timing Identification #7 Standard Timing Identification #8 Standard Timing Identification #8 Detailed timing description # 1 Pixel clock (75.5MHz, According to VESA CVT Rev1.1) # 1 Pixel clock (hex LSB first) # 1 H active (1366) # 1 H blank (194) # 1 H active : H blank (1366 :194) # 1 V active (768) # 1 V blank (38) # 1 V active : V blank (768 :38) # 1 H sync offset (31) # 1 H sync pulse width ("65) # 1 V sync offset : V sync pulse width (4 : 12) # 1 H sync offset : H sync pulse width : V sync offset : V sync width (31: 65 : 4 : 12) # 1 H image size (344 mm) # 1 V image size (193 mm) # 1 H image size : V image size (344 : 193) # 1 H boarder (0) # 1 V boarder (0) # 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives Detailed timing description # 2 Pixel clock (61.05MHz, According to VESA CVT Rev1.1) #2 Pixel clock (hex LSB first) #2 H active (1366) # 2 H blank (160) # 2 H active : H blank (1366 : 160) # 2 V active (768) # 2 V blank (19) # 2 V active : V blank (768 :19) # 2 H sync offset (48) # 2 H sync pulse width ("32) # 2 V sync offset : V sync pulse width (3 : 5) # 2 H sync offset : H sync pulse width : V sync offset : V sync width (48: 32 : 3 : 5) 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 7E 1D 56 C2 50 00 26 30 1F 41 4C 00 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001 01111110 00011101 01010110 11000010 01010000 00000000 00100110 00110000 00011111 01000001 01001100 00000000 58 01011000 C1 11000001 10 00010000 00 00000000 00 00000000 18 00011000 D9 11011001 17 00010111 56 01010110 A0 10100000 50 01010000 00 00000000 13 00010011 30 00110000 30 00110000 20 00100000 35 00110101 00 00000000
15 / 31
Version 2.0
Approval
84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F 60 61 62 63 64 65 66 67 68 69 6A 6B 6C 6D 6E 6F 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7D 7E 7F # 2H image size (344 mm) # 2V image size (193 mm) # 2 H image size : V image size (344 : 193) # 2 H boarder (0) # 2 V boarder (0) # 2 Non-interlaced ; Normal display, no stereo ; Digital Separate ; V sync POL is negative; H sync POL is positive Flag Flag Flag Data Type Tag Flag Middle Refresh Rate #1 (Horizontal active pixels / 8 ) - 31 Middle Refresh Rate #1 Image Aspect ratio (16 : 9) Middle Refresh Rate #1 Refresh Rate = 50Hz Low Refresh Rate #2 (Horizontal active pixels / 8 ) - 31 Low Refresh Rate #2 Image Aspect ratio(16 : 9) Low Refresh Rate #2 Refresh Rate=40Hz Brightness(220 /10 nit) Feature flag Reserved LCD Supplier manufacturer code LCD Supplier manufacturer code, (Hex, LSB first) LCD Supplier Product code LCD Supplier Product code (Hex, LSB first) Flag Flag Flag Data Type Tag Flag Model Name (N156B6-L08, 1st character, "N") Model Name (N156B6-L08, 2nd character, "1" ) Model Name (N156B6-L08, 3rd character, "5") Model Name (N156B6-L08, 4th character, "6" ) Model Name (N156B6-L08, 5th character, "B" ) Model Name (N156B6-L08, 6th character, "6" ) Model Name (N156B6-L08, 7th character, "-" ) Model Name (N156B6-L08, 8th character, "L" ) Model Name (N156B6-L08, 9th character, "0" ) Model Name (N156B6-L08, 10th character, "8" ) Model Name(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h) Model Name (If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h) Model Name (If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h) Extension flag Checksum 58 C1 10 00 00 18 00 00 00 0F 00 8C 09 32 8C 09 28 16 09 00 0D AF 50 14 00 00 00 FE 00 4E 31 35 36 42 36 2D 4C 30 38 0A 20 20 00 3D 01011000 11000001 00010000 00000000 00000000 00011000 00000000 00000000 00000000 00001111 00000000 10001100 00001001 00110010 10001100 00001001 00101000 00010110 00001001 00000000 00001101 10101111 01010000 00010100 00000000 00000000 00000000 11111110 00000000 01001110 00110001 00110101 00110110 01000010 00110110 00101101 01001100 00110000 00111000 00001010 00100000 00100000 00000000 00111101
16 / 31
Version 2.0
Approval
6. CONVERTER
6.1 ABSOLUTE MAXIMUM RATINGS
Symbol LED_VCCS LED_PWM, LED_EN Ratings -0.3~25V -0.3V~5.0V
6.2 RECOMMENDED OPERATING RATINGS

Parameter Converter Input power supply voltage Converter Rush Current Converter Initial Stage Current Backlight On EN Control Level Backlight Off PWM High Level PWM Control Level PWM Low Level PWM Control Duty Ratio PWM Control Permissive Ripple Voltage PWM Control Frequency Converter Input Current
LED_VCCS=Min LED_VCCS=Typ LED_VCCS=Max
Symbol
LED_Vccs ILEDRUSH ILEDIS
Min. 6.0 2.0 0 2 0 20 190 507 253 145
Value Typ. 12.0 ---------
VPWM_pp
fPWM IBL
210 602 301 172
Max. 21.0 1.5 1.5 5.0 0.8 5.0 0.15 100 100 230 714 357 204
Unit V A A V V V V % mV Hz mA mA mA
Note (2) (2)
(1) (1) (1)
Note (1) The specified LED power supply current is under the conditions at LED_VCCS = Min, Typ, Max, Ta = 25 2 C, fPWM = 200 Hz, Duty=100%.
Note (2) ILEDRUSH: the maximum current when LED_VCCS is rising,
ILEDIS: the maximum current of the first 100ms after power-on,
LED_VCCS(Typ)
Q1 IRL3303 C3 FUSE R1 47K 1uF
Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 2 C, fPWM = 200 Hz, Duty=100%.
(LED Converter Input)
(High to Low) (Control Signal) R2
Q2 IRL3303
SW=24V
1K
LED_VCCS(Typ)
VR1 C1 0.01uF 1uF 47K C2
17 / 31
Version 2.0
Approval
Vcc rising time is 500us
LED_VCCS
0.9Vcc 0.5ms
0V
0.1Vcc
LED_PWM LED_EN
ILEDRUSH
100ms
ILEDIS
ILED
18 / 31
Version 2.0
Approval
7. INTERFACE TIMING
7.1 INPUT SIGNAL TIMING SPECIFICATIONS
The input signal timing specifications are shown as the following table and timing diagram. Signal DCLK Item Frequency Vertical Total Time Vertical Active Display Period Vertical Active Blanking Period Horizontal Total Time Horizontal Active Display Period Horizontal Active Blanking Period Symbol 1/Tc TV TVD TVB TH THD THB Min. Typ. 67.9 75.5 778 806 768 768 TV-TVD 38 1446 1560 1366 1366 TH-THD 194 Max. 80 888 768 TV-TVD 1950 1366
TH-THD
DE
Unit MHz TH TH TH Tc Tc Tc
Note (2) (2) (2) (2)
Note (1) Because this module is operated by DE only mode, Hsync and Vsync are ignored. (2) 2 channels LVDS input.
INPUT SIGNAL TIMING DIAGRAM

Tv TVD DE TH
DCLK DE
TC THD
DATA
19 / 31
Version 2.0
Approval
7.2 POWER ON/OFF SEQUENCE
Power On
90%
Power Off
t7 90% 10%
Restart
- Power Supply for LCD, VCCS
0V
10% t1 t2 t3
10% t4
- Interface Signal (LVDS Signal of Transmitter), VI
Valid Data 0V
t5 90% t6 90% 10% tA tC tD tB
- Power Supply for LED Converter, 0V LED_VCCS
10%
- LED Converter Dimming Signal, LED_PWM
0V
tE tF
- LED Converter Enable Signal, LED_EN
0V
Timing Specifications: 0.5t1 10 ms 0 t2 50 ms 0 t3 50 ms t4 500 ms t5 200 ms t6 200 ms 0.5t710 ms 0.5tA 10 ms 0 tB 10 ms tC 10 ms tD 10 ms tE 10 ms tF 10 ms
20 / 31
Version 2.0
Approval
Note (1) Please follow the power on/off sequence described above. Otherwise, the LCD module might be damaged. Note (2) Please avoid floating state of interface signal at invalid period. When the interface signal is invalid, be sure to pull down the power supply of LCD Vcc to 0 V. Note (3) The Backlight converter power must be turned on after the power supply for the logic and the interface signal is valid. The Backlight converter power must be turned off before the power supply for the logic and the interface signal is invalid. Note (4) Please follow the LED converter power sequence as above. If the customer could not follow, it might cause backlight flash issue during display ON/OFF or damage the LED backlight controller
21 / 31
Version 2.0
Approval
8. OPTICAL CHARACTERISTICS
8.1 TEST CONDITIONS
Item Ambient Temperature Ambient Humidity Supply Voltage Input Signal Converter Current Symbol Value Unit o Ta C 252 Ha %RH 5010 VCC 3.3 V According to typical value in "3. ELECTRICAL CHARACTERISTICS" IL 120 mA
The measurement methods of optical characteristics are shown in Section 8.2. The following items should be measured under the test conditions described in Section 8.1 and stable environment shown in Note (5).
8.2 OPTICAL SPECIFICATIONS

Item Contrast Ratio Response Time Average Luminance of White Red Color Chromaticity Green Blue Symbol CR TR TF LAVE Rx Ry Gx Gy Bx By Wx Wy x+ xY+ YW5p Condition Min. 500 190 Typ. 650 3 5 220 0.623 0.345 0.340 0.592 0.159 0.074 0.313 0.329 45 45 20 45 Max. 5 11 Unit ms ms cd/m2 Deg. Note (2), (5) (3) (4), (6)
x=0 , Y =0 Viewing Normal Angle TYP. -0.03
White Horizontal Vertical CR10 x=0 , Y =0 40 40 15 40 1.33
TYP. +0.03
(1)
Viewing Angle
(1),(5)
White Variation of 5 Points
(5),(6)
22 / 31
Version 2.0
Approval
Note (1) Definition of Viewing Angle (x, y): Normal x = y = 0 yX- = 90 xx x+ y+ 12 oclock direction y+ y+ = 90
6 oclock y- = 90
y-
x+
X+ = 90
Note (2) Definition of Contrast Ratio (CR): The contrast ratio can be calculated by the following expression. Contrast Ratio (CR) = L63 / L0 L63: Luminance of gray level 63 L 0: Luminance of gray level 0 CR = CR (1)
CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).
Gray Level 63 Gray Level 63
Note (3) Definition of Response Time (TR, TF):
100% 90%
Optical Response Gray Level 0

10% 0%
Time TR TF
66.67 ms
66.67 ms
23 / 31
Version 2.0
Approval
Note (4) Definition of Average Luminance of White (LAVE): Measure the luminance of gray level 63 at 5 points LAVE = [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5 L (x) is corresponding to the luminance of the point X at Figure in Note (6)
Note (5) Measurement Setup: The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.
LCD Module LCD Panel USB2000 CS-1000T
Center of the Screen 500 mm
Light Shield Room (Ambient Luminance < 2 lux)
24 / 31
Version 2.0
Approval
Note (6) Definition of White Variation (W): Measure the luminance of gray level 63 at 5 points W5p = Maximum [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / Minimum [L (1)+ L (2)+ L (3)+ L (4)+ L (5)]
10mm
H/4
H/4
X
9 1 10
: Test Point X=1 to 13
H H/4
H/4
11
12
13
10mm
10mm W/4 W/4 W W/4 W/4
10mm
Active area
25 / 31
Version 2.0
Approval
9. PRECAUTIONS
9.1 HANDLING PRECAUTIONS
(1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module. (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer. (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process. (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched. (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction. (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time. (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap. (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC. (9) Do not disassemble the module. (10) Do not pull or fold the LED wire.
(11) Pins of I/F connector should not be touched directly with bare hands.
9.2 STORAGE PRECAUTIONS

(1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions. (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating. (3) It may reduce the display quality if the ambient temperature is lower than 10 C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.
9.3 OPERATION PRECAUTIONS

(1) Do not pull the I/F connector in or out while the module is operating. (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up. (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.
26 / 31
Version 2.0
Approval
10. PACKING
10.1 CARTON
Figure. 10-1 Packing method
27 / 31
Version 2.0
Approval
10.2 PALLET
Figure. 10-2 Packing method
28 / 31
Version 2.0
Approval
11. DEFINITION OF LABELS
11.1 CMO MODULE LABEL
The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.
N156B6
-L08
Rev. XX
xxxx
(a) Model Name: N156B6 - L08 (b) Revision: Rev. XX, for example: C1, C2 etc. (c) Serial ID: X X X X X X X Y M D L N N N N Serial No. Product Line Year, Month, Date CMO Internal Use
Revision CMO Internal Use Serial ID includes the information as below: (a) Manufactured Date: Year: 1~9, for 2001~2009 Month: 1~9, A~C, for Jan. ~ Dec. Day: 1~9, A~Y, for 1st to 31st, exclude I , O and U (b) Revision Code: cover all the change (c) Serial No.: Manufacturing sequence of product (d) Product Line: 1 -> Line1, 2 -> Line 2, etc.
29 / 31
Version 2.0
Approval
11.2 CARTON LABEL
N156B6-L08
30 / 31
Version 2.0
www.jxlcd.com

N156B6 L08

Hochgeladen von

Dokumentinformationen

Originaltitel

Copyright

Verfügbare Formate

Dieses Dokument teilen

Dokument teilen oder einbetten

Freigabeoptionen

Stufen Sie dieses Dokument als nützlich ein?

Sind diese Inhalte unangemessen?

Copyright:

Verfügbare Formate

N156B6 L08

Hochgeladen von

Copyright:

Verfügbare Formate

Doc No.: 400032797 Issued Date: May. 22, 2009 Model No.

TFT LCD Approval Specification

MODEL NO.: N156B6-L08

2. ABSOLUTE MAXIMUM RATINGS

5. INPUT TERMINAL PIN ASSIGNMENT

6.1 ABSOLUTE MAXIMUM RATINGS 6.2 RECOMMENDED OPERATING RATINGS

11. DEFINITION OF LABELS

Ver 2.0 May.22, 2009

1.4 GENERAL SPECIFICATI0NS

1.5 MECHANICAL SPECIFICATIONS

The temperature of panel surface should be 0 C min. and 60 C max.

Relative Humidity (%RH)

2.2.2 BACKLIGHT UNIT

(LCD Module Input)

Vcc rising time is 470us

The parameters of LVDS signals are defined as the following figures.

LVDS INPUT / TIMING CONTROLLER

TFT LCD PANEL

Vcc GND DataEDID CLKEDID VEDID

LED Power & Signal

DDC 3.3V Power DDC Clock DDC Data R0~R5,G0

Negative Positive Negative Positive Negative Positive Negative Positive

B2~B5, DE, Hsync, Vsync

LVDS Level Clock

IN19 Vsync IN12 B0 IN5 R5

IN18 Hsync IN11 G5 IN4 R4

IN17 B5 IN10 G4 IN3 R3

IN16 B4 IN9 G3 IN2 R2

IN15 B3 IN8 G2 IN1 R1

IN14 B2 IN7 G1 IN0 R0

Signal for 1 DCLK Cycle (T)

Note (1) 0: Low Level Voltage, 1: High Level Voltage

6.2 RECOMMENDED OPERATING RATINGS

Min. 6.0 2.0 0 2 0 20 190 507 253 145

Value Typ. 12.0 ---------

210 602 301 172

Note (2) (2)

(1) (1) (1)

Note (2) ILEDRUSH: the maximum current when LED_VCCS is rising,

ILEDIS: the maximum current of the first 100ms after power-on,

(LED Converter Input)

(High to Low) (Control Signal) R2

Note (2) (2) (2) (2)

INPUT SIGNAL TIMING DIAGRAM

- Power Supply for LCD, VCCS

- Interface Signal (LVDS Signal of Transmitter), VI

- Power Supply for LED Converter, 0V LED_VCCS

- LED Converter Dimming Signal, LED_PWM

- LED Converter Enable Signal, LED_EN

Timing Specifications: 0.5t1 10 ms 0 t2 50 ms 0 t3 50 ms t4 500 ms t5 200 ms t6 200 ms 0.5t710 ms 0.5tA 10 ms 0 tB 10 ms tC 10 ms tD 10 ms tE 10 ms tF 10 ms

8.2 OPTICAL SPECIFICATIONS

x=0 , Y =0 Viewing Normal Angle TYP. -0.03

White Variation of 5 Points

Note (3) Definition of Response Time (TR, TF):

Optical Response Gray Level 0

LCD Module LCD Panel USB2000 CS-1000T

: Test Point X=1 to 13

10mm W/4 W/4 W W/4 W/4

9.2 STORAGE PRECAUTIONS

9.3 OPERATION PRECAUTIONS

Das könnte Ihnen auch gefallen