Beruflich Dokumente
Kultur Dokumente
<:
: 0.8
Ii;
lO.6
'il 0.4
!
0.2
3
(Xlcf>
2.5 2 1.5
angle
K=O.l
0.5
1.2
(a) active power transfer (b) reactive power transfer
Figure 4.1: Power transfer with and without voltage injection.
The line diagram model used in DlgSILENT is drawn in Fig 4.2
TerminalBRON
TerminalLOAD
lineUP
TerminalEND
Exlernal Grid
LineDown
__Tril'l.sformer 110/33
General Load
sssc
Series terminal
Series converter
II
IDCterminal
I _ ....._p--
I
I
I
I
I
I
Figure 4.2: SSSC line diagram in DIgSILENT
4.2 Control model
The SSSC is simulated in DlgSILENT according to the line diagram Fig. 4.2. It should
be noticed that at the DC terminal no DC voltage source is inserted. Therefore the
active power support is also not possible.
To control the power in the line the SSSC uses a controller model based on voltage
injection to control the active power. The voltage magnitude is injected by the series
converter. which in his turn is controlled by a closed loop current controller. The
control model in DlgSILENT exist in two parts. The first level is the control model
31
Pref 0
Qre' 1
PQcontrolleV
ip_ref
p
0 2
Q measureme
1 0
Stapqmea* 1
q
I iq_ref
3
1
ir Pmr
2 0
AC Currents Current
Stslmea*
ii
Cont/oller
1 3 Converter
ElmVsc*
Pmi
cosref
1 1
4
PLL
ElmPII*,ElmPh sinref
1
Figure 4.3: Series control frame
frame illustrated in fig 4.3.
The second level is the current controller itself illustrated in Fig 4.4
The control model frame for the series compensation (Fig 4.4) is consists of several
blocks supplying the necessary signals for the current controller. The blocks used in
the control model frame are described below:
1. P-Q measurement block, This block measures the instantaneous real and reactive
power at an predefined point in the network. Like all the measurement blocks is
this an existing block definition in DIgSILENT
2. The PLL block, Measures the phase at an predefined point in the network. The
output of the block is a cosine and a sine of the phase. For this use we need to
measure the phase at the sending end terminal.
3. Current measurement block, this block measures the current in the three phase
balanced network and supplies a complex current signal iT and ii
4. Current control model. This is the actual controller which uses the measured
signals to control the voltage of the converter. It is described more in detail in
the next paragraph
5. PQ controller block, see Fig 4.5. This block uses a PI-controller, which compares
the measured power with the reference power and supplies a reference current
signal
6. The voltage source converter block. This block defines the model and the inputs
which is used for the voltage source converter. The modulation principle and
other device parameters are defined in the element editor itself. In the appendix
B a detailed description of the VSC model in DIgSILENT is given.
The current controller uses also a PI-controller to produce the pulse modulation
signal for the VSC, see Fig. 4.5. Before the measured current is compared with
the reference current, delivered by the PQ block, it is transformed to the dq-rotating
32
system. For this purpose the cosref and simef from the PLL is needed. The PI-
controller uses an anti windup limiter since the Pm signal is also limited. The Pm
signal for the VSC in our case is given by the complex signals Pmr and Pmi. So the
output voltage of the VSC is given by
KOPmrUDC
UACi = KoPmiUDc
and for the active power conservation between the AC- and DC-side:
PAC = Re(UA
c
I:4d = UDcIDc = PDC
33
(4.7)
(4.8)
(4.9)
The control parameters of the controller can be changed easily by defining a com-
posite common model for the controller, (see appendix A)
PI-eontroller
Max
,--
id
-
ref did
., ' ' ' ~
K, T1
r
Min'
'C
~
E
f ~
II.
dq-Trans
dq-Back
i.
0
..
id
"'''''.Af
,
0 _0
Pmr
..in f
2
,
'-'
0
3
iq
2
,
3
Pmi
~
,!f-
;0-
cr
E
II.
~ 1
iq_ref - diq
.,",
K1,T3 , ,
--'
o
1
Min1
PI-eontroller
Figure 4.4: Series current controller
Pref
0----------------------,
PI-controller
p
1
I
id_ref
1
t-, ;
dP
..
0
, "
K,T
Oref
2
PI-controller
dO q
I I
iq_ref
3------------------1.. ~ ~ - - - - ... . K1,T1 -----------1..... 1
Figure 4.5: PQ controller
34
4.3 Three phase to dq-transformation
The dq-transformation is a transformation of coordinates from the three-phase sta-
tionary coordinate system to the dq-rotating coordinate system. This transformation
is made in two steps:
1. a transformation from the three-phase stationary coordinate system to the two-
phase, so-called complex system and
2. a transformation from the complex stationary coordinate system to the dq-
rotating coordinate system.
The first step from the three phase system to the complex system is internally done
by DIgSILENT current measurement block. So the measurement block supplies a real
and imaginary current signal. This signal is transformed to the dq-rotating coordinate
system by using the dq-transformer block, see Fig 4.6 The phase of the measured cur-
rent is supplied by the PLL block.
ir
-
0
icL.
ii
0
1
cosref dq-Trans
-
2
-
sinref
1
-
3
iq
Figure 4.6: dq-transformation
~ d iT * cosphi +ii * sinphi
~ q iT * sinphi +ii * cosphi
35
4.4 Results
4.4.1 Reactive power transport
The simulation in this section show the operation of the SSSC. From the first figure
(Fig.4.7) it can be seen that the SSSC delivers a part of the reactive support for the
reactive load demand. The power grid supports a large part of the reactive power
demand and the SSSC compensates for the lines and cables and the transformer. The
voltage drop is regulated within the specified marges as can be seen from Fig. 4.9 For
the line network the compensated reactive power is even more than necessary. This
results in a over voltage regulation as can be seen in Fig. 4.9(a). The increase in active
power for the cable network results in a larger voltage drop than for the line network.
The SSSC in these simulation is not able to deliver active power due to the absence of
a storage system. Thereby the compensation of the reactive power is limited due to
improper dimension of the controller. However the voltage is still maintained within
the boundaries specified in the NEN-EN 50160.
62.50
[MVarJ
50.00
37.50
25.00
12.50
0.00
I 1 1 1 I
I ,------1----- I 1 I
I If I 1 I I
__ ..
I I I I I
I I I I I
15.00 [s) 12.00 9.00 6.00 3.00
-12.50 L-__ ..I...___ ...L ____'_ ___..L ____I.
0.00
(a) Lines
62.50
[MVarJ
50.00
37.50
25.00
12.50
0.00
I I I I 1
_____________ __ J L----- J
I I I I 1
I I I I 1
-------------t----
I 1 I I I
I I I I I
15.00 [s) 12.00 9.00 6.00 3.00
-12.50 '--__ -'-- __L ___J. ___.J'____ ______l.
0.00
(b) Cables
Figure 4.7: SSSC, reactive power load event
36
0.30
0.60
1.20
[MW]
0.90
1 1 1 1 1
1 ...... G'd 1f 1 1
1 L 1 1 1 1
:::----::::::t::::I::-----:1::::-::::
0.00 ---tl,..,.----+1-----_--+1--------...,..---------;1
3.00
SSSC active
6.00 9.00 12.00 [s)
(a) Lines
2.00
1.00
3.00
[MW]
1 1 1
: 1 Grid ahive power 1 :
-------------}----J..--+- ----+------------- ------------j
1 I 1 I 1 1 1
1 L 1 1 1 1
1 1 I 1 1 1
-------------t----I
: : :
0.00 t---------il--.....jr-------iol-----.....--...;.I---------+--------""II
1
SSSC active power
15.00 [s] 12.00 9.00 6.00 3.00
-1.00'-----'----'-----'----L----'----L----'----'-----'-------'-
0.00
(b) Cables
Figure 4.8: SSSC, active power flow
0.90
0.95
1.10
[p.u.)
1.05
1 1 1
1 1 1
1 1 1 1 1
-------------r-------------,--------- ---,-------------- -------------1
1 Line voltage TerminelLOAD 1 1
l __
1.00 I" 1 - -4-- --
1 1 --1-------
1 ,.. ...., ....1 1 1 1
-------------+----
: Line voltage : :
1 1 1 1 1
-------------T---- --------,-------------,--------------,-------------1
1 1 1 1 1
1 1 1 1 1
15.00 [s] 12.00 9.00 6.00 3.00
0.85 1...-__ __l.. ..L.._ '___----I. ...L. __----l.
0.00
(a) Lines
0.94
0.92
0.98
0.96
[p.u.) :Line voltage I:
1.00 t----------t"1 ......----iioiiiioi......
1 1 1 1 1
1 1 1 1 1
_____________ L -+ L j
1 1 1 1 1
1 1 1 1 1
0.90
0.00 3.00 6.00 9.00 12.00 [s) 15.00
(b) Cables
Figure 4.9: SSSC, voltage at the terminals
37
2.00
8.00
4.00
6.00
-------------T-------------,-------------,--------------r-------------l
I I I I
I I SSSC current (1lA) I I I
: (---:------1 : : :
:::::::::::::l::::t:::::,..Jw...
I ..J-______ I I
0.00 ...- .......-_-....I--....r...nnnnJn n __ n - ""= _ _
I I I I
I I I I
10.00
15.00 [s] 12.00 9.00 6.00 3.00
-2.00 L.- .1._ .1._ .l..._ _'_ ...l.
0.00
(a) Lines
5.00
3.75
2.50
1.25
0.00
-------------,-------------,-------------,--------------r-------------l
I I I I
I I ISSSC current (1lA) I I
J I I I I
I I I I I I I
I I I ----'-----1
I I I I
____.......-.J.: J -==-_-c===-_'='__===-__ =- __......-..1
I I I I I
I I I I I
I I I I I
15.00 [s] 12.00 9.00 6.00 3.00
-1.25 '-- .1._ .l..._ _'_ ...l- ....... ....L.. .....
0.00
(b) Cables
Figure 4.10: SSSC, current and voltage injection
38
Chapter 5
Conclusions and
recommendations
In this report a detailed description of the implementation of the STATCOM and SSSC
in the power simulation programme DIgSILENT is given. Previous to the analysis of
the STATCOM and SSSC the problem of voltage drop in a simple electrical network
has been simulated. The analysis were done both for cables and lines in order to com-
pare the different impacts on system performances.
The reactive power flow through the lines and cable is used to regulate voltage at
the end of the line; because of the high inductive character of transmission lines this
can be done with acceptable energy losses. For cables the resistive part is larger then
the reactive part, so voltage control by reactive power in practice brings little effect and
too much energy losses. The reactive power in the transmission line can be adjusted
by the amount of compensation at the end of the line.
From the analysis it can be concluded that in case of only a reactive power flow the
voltage drop is for both a cable and line network nearly the same. However in case of
an active power transport the voltage drop in the cable network is significantly more
than for the line network. This was expected since the cable has an higher resistive
impedance than the line.
Furthermore the place where the compensation is inserted is significant for the volt-
age drop. From the simulation of the STATCOM it can be concluded that when the
STATCOM is placed at the terminalLOAD (before the transformer) the voltage drop
at the terminalEND is significantly larger than when placing the STATCOM at the
terminalEND. This is caused by the transformer which absorbs reactive power. When
placing the compensation at the terminalEND the voltage drop improves at the ter-
minalLOAD is even better than when the STATCOM is placed at the terminalLOAD.
For the series compensation the simulation results show that for a reactive power flow
the line voltage can be controlled well within the voltage band. This is applicable for
both the cable and line network. again the voltage drop at the terminalEND is more
than before the transformer as expected.
Finally, these analysis could be extended more for the SSSC by extending it with
a power storage device at the DC side. In this manner also active power support
could be realized. The STATCOM and SSSC could be used together as an UPFC.
The possibilities for improving the power system network could then be increased even
more.
39
Appendix A
Custom control model
If u want to easily change parameters in the custom made controllers, each of these
control models have to be added in its own control model. This is done as follows:
right-click in the database manager and choose, New ----+ Other and choose the common
model. The menu you get is illustrated in Fig A.I
Figure A.I: common model
40
When you do this you can put your custom made controller in the a model and
each time you click on it you get the menu illustrated in fig A.2. So you can easily
change parameters in your controller.
Figure A.2: common model example
41
Appendix B
Voltage source converter
The PWM converter model represents a self-commutated, voltage sourced AC/DC
converter (capacitive DC-circuit). The model equations are derived from the circuit
according to fig 2. The circuit is built from valves with turn-off capability (two dashes),
which are usually realised by GTOs or IGBTs. However, fundamental frequency mod-
els for load flow, stability etc. are valid for other circuit designs as well, e.g. three level
designs. Only the detailed PWM-converter model for EMT-simulations is restricted
to the topology according to fig The VSC-converter supports sinusoidal and rectan-
gular modulation. The definition of the KO-factor depends on the selected modulation.
Figure B.l: voltage source converter in DlgSILENT
The model of all steady state functions including RMS-simulation and the" generic"
model for EMT-simulations are based on a fundamental frequency approach. At fun-
damental frequency, the ideal, loss-less converter can be modelled by a DC-voltage
controlled AC-voltage source conserving active power between AC- and DC-side. For
values of -Pm-iI, the following equations can be applied:
KoPmrUvc
KOPmiUVC
(B.l)
(B.2)
Where KO is a constant depending on the modulation method. The fundamental
frequency equations are completed by the active-power conservation between AC- and
DC-sidD: /hommad
(B.3)
42
Figure B.2: common model
43
Appendix C
Load event
In the element window for the load, the user is free to choose whether the load is
balanced or unbalanced. Furthermore the user can specify the input parameters for the
load using the Input Mode drop down menu as shown in fig C.l. Based on the available
data, the user can select the relevant combination of parameters from S (apparent
power), P (real power), Q (reactive power), cos(phi) (power factor) and I (current).
For loadflow analysis, it suffices to only specify the load's electrical consumption. Other
data characterising a load, such as the number of phases or voltage dependency factors
(see alsol.l.3) are defined in the Load Type. If no load type is specified, a balanced,
three-phase, constant PQ-load is assumed.
Figure C.l: dropdown menu for the load
If you use for simulations a 100% static load, which means a constant Z and won't
give you a constant PQ. SO you have to use a (partly) dynamic load. In the RMS
dialogue of the load type you can insert the voltage dependency of P and Q. Set both
to zero, which indicate no power variation with varying voltages.
Furthermore the upper and lower voltage limits have to be specified. In this range
the load will react as specified by the coefficients. Outside this range the load will
always be modeled as a constant Z.
You can find the RMS dialogue fig C.2, in the load type menu.
44
Figure C.2: Load type menu
45
Bibliography
[1] Narain G. Hingorani, Laszlo Gyugyi,
Understanding FACTS,
IEEE, Inc. 2000
[2] K. Belacheheb, S. Saadate,
UPFC Control for Line Power Flow Regulation,
GREEN-UHP-CNRS-URA 1438, Universite Henri Poincare
[3] K. Belacheheb, S. Saadate,
Compensation of the electrical mains by mean of Unified Power Flow Controller
- Comparison of three control methodes,
GREEN-UHP CNRS UPRES - A 7037, Universite Henri Poincare
[4] J.Myrzik,
Course distributed generation,
eindhoven univisity of technology, 2005
46