Beruflich Dokumente
Kultur Dokumente
Username Forgot Password? Register Home Articles eBooks Interview Questions Projects Question and Answer Seminar Resources Source Codes Members
Password
Log In
electrofriends.com > Source Codes > Digital Electronincs > Verilog HDL > Verilog HDL program for AND Logic gate
Verilog C Program Logic Gates Nor Gate
The AND gate is a basic digital logic gate that implements logical conjunction. A HIGH output (1) results only if both the inputs to the AND gate are HIGH (1). If neither or only one input to the AND gate is HIGH, a LOW output results. In another sense, the function of AND effectively finds the minimum between two binary digits, just as the OR function finds the maximum. Therefore, the output is always 0 except when all the inputs are 1s.
1m o d u l ea n d 1 ( c , a , b ) ; 2 o u t p u tc ; 3 i n p u ta , b ; 4 a s s i g nc = a & b ; 5e n d m o d u l e
FPGA design
T imingT ool.com
electrofriends.com/source-codes/digital-electroninc/verilog-hdl/verilog-hdl-program-for-and-logic-gate/
1/5
11/14/13
Author Name : Ansten Lobo Total : 0 Comment Description : Browse other articles of this author
Electrofriends
Like
Trust Rating
88%
electrofriends.com
Simillar Posts
Verilog HDL program for OR Logic gate Verilog HDL Program for NOR Logic Gate Verilog HDL Program for EXCLUSIVE OR Logic Gate Verilog HDL Program for EXCLUSIVE NOR Logic Gate Verilog HDL Program for NAND Logic Gate
Leave a Reply
Name (required) Mail (will not be published) (required)
Submit
Sitemap
Projects
C C++Java
electrofriends.com/source-codes/digital-electroninc/verilog-hdl/verilog-hdl-program-for-and-logic-gate/ 2/5
11/14/13
Articles
PHPPCI protocolMicrocontrollersAnalog
eBooks
Subscribe
Electrofriends
Like
Recent Questions
How to display a no 0 to 15 on 7-segment display, (using 2 7-segment) c++ program to print array in reverse order using constructor and destructor priority algorithmmm Jordan characteristics a glittery glossy panel that covers the midsole physique of your sneaker How to do lexical analysis for c/c++ source file?
Question Tags
Algorithm time complexity avl tree c++ clone sizeof
c++ class diode for loop global variable junction resistance lexical analysis local variable operator series resistance singleton
11/14/13
Le ast Re ce ntly Use d Paging Algorithm First In First O ut Page Re place me nt Algorithm Java Program to find the IP addre ss of the Machine Palindrome che cking using function ove rloading Find the Are a of shape s using function ove rloading Find the output of the cpp program Lase r Communication Syste m AT89SXX ISP Flash Programme r v1.4 Te le rik TV Win 7 Phone App Cybe r Cafe Manage me nt Syste m
C/C++ Programms c graphics c interview question class cpp c program c programs C Programs Data structure download engineering questions free frequently asked
8951 algorithm array ASM program binary tree C/C++
interview questions Graphics HDL interview questions and answers it interview questions Java Java program Keyboard Interface lab programs linked list Linked Lists Microcontroller microprocessor program programs questions for an interview Queue source code Source Codes stack Stepper motor templates top interview questions verilog
Verilog program Verilog programs vlsi
Recent Members
Advertise Here
electrofriends.com/source-codes/digital-electroninc/verilog-hdl/verilog-hdl-program-for-and-logic-gate/
4/5
11/14/13
This is the one stop educational site for all Electronic and Computer students. If you want to learn something new then we are here to help. We work on Microcontroller projects, Basic Electronics, Digital electronics, Computer projects and also in basic c/c++ programs. #Home #Sitemap #Resources #Terms of Use Copyright2012 electrofriends.com All Rights Reserved Contact:info@electrofriends.com
electrofriends.com/source-codes/digital-electroninc/verilog-hdl/verilog-hdl-program-for-and-logic-gate/
5/5