Beruflich Dokumente
Kultur Dokumente
Model No:
WEH002004ALPP5N00000
-1-
5 6 6 7
7 8 9 11 24 28 29 32 51
52 54 60
-2-
SPECIFICATION CUSTOMER :
Version: 0
WEH002004ALPP5N00000
SALES BY
APPROVED BY
CHECKED BY
PREPARED BY
ISSUED DATE:
-3-
MODLE NO
RECORDS OF REVISION VERSION DATE DOC. FIRST ISSUE
0 A
2010.11.22 2010.12.20
-4-
W E H 002004 A L P P 5 N 00000
1 2 3 4 5 6 7 8 1 2 3 4 5 BrandWINSTAR DISPLAY CORPORATION EOLED Display TypeHCharacter Type, GGraphic Type Number of dots Serials code AAmber BBlue 6 Emitting Color GGreen YYellow Green 7 8 9 10 11 Polarizer Display Mode Driver Voltage Touch Panel Serial No. RRED CFull color WWhite LYellow 20 characters, 4Lines.
PWith Polarizer; N: Without Polarizer PPassive Matrix ; A: Active Matrix 3: 3.0 V; 5: 5.0V NWithout touch panel; T: With touch panel 00000: Sales code
-5-
2. General Specification
Item Number of Characters Module dimension View area Active area Dot size Dot pitch Character size Character pitch LCD type Duty Dimension 20 characters x 4 Lines 98.0 x 60.0 x 10.0(MAX) 70.0 x 25.2 70.16 x 20.95 0.54 x 0.55 0.6x 0.59 2.9 x 4.75 3.54 x 5.4 OLED , Yellow 1/16 Unit mm mm mm mm mm mm mm
-6-
4. Electrical Characteristicsical
Item Supply Voltage For Logic Input High Volt. Input Low Volt. Output High Volt. Output Low Volt. Supply Current CIEx(Yellow) CIEy(Yellow) Symbol VDD-VSS VIH VIL VOH VOL IDD Condition IOH=-0.5mA IOL=0.5mA VDD=5V x,y(CIE1931) x,y(CIE1931) Min 3.0 0.9 VDD GND 0.8 VDD GND 0.44 0.46 Typ 5.0 43 0.48 0.50 Max 5.3 VDD 0.1VDD VDD Unit V V V V
5. Optical Characteristics
Item View Angle Contrast Ratio Response Time Symbol (V) (H) CR T rise T fall Dark With polarizer With polarizer Condition Min 160 160 2000:1 10 10 90 60 Typ Max Unit deg deg s s nits nits
Supply Voltage For Logic 5V 50% Check Board Brightness Supply Voltage For Logic 3V 50% Check Board Brightness
\
-7-
Brightness Control
Brightness(nits) Power consumption(measured with random texts) 90(typical) 215mW(5V*43mA) Notes: 1.When random texts pattern is running , averagely , at any instance , about 1/2 of pixels will be on. 2. You can to use the display off mode to make long life.
-8-
98.0 0.5
2.00
10.50
13.63
10.0
94.0 77.0(V A )
70.16(A A )
P2.54*15=38.10
2.50
2.0
14.00 17.40 19.53
2.50
10.00 M A X 4.7
0.59
3.54 2.9
0.8
16-O1.0 PTH 16
0.54
93.0
1.60
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
Vss Vdd NC RS R/W E DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 NC NC
-9-
28.6 55.0
- 10 -
8. Function Description
REGISTERS
IC provides two types of 8-bit registers, namely: Instruction Register (IR) and Data Register (DR). The register is selected using the RS Pin. When the RS pin is set to "0", the Instruction Register Type is selected. When RS pin is set to "1", the Data Register Type is selected. Please refer to the table below. RS 0 0 1 1 R/WB 0 1 0 1 Operation Instruction register write as an internal operation. Read busy flag (DB7) and address counter (DB0 to DB6) Data register write as an internal operation (DR to DDRAM or CGRAM) Data register read as an internal operation (DDRAM or CGRAM to DR)
- 11 -
An example of a DDRAM Address=39 is given below. DDRAM Address: 39 AC4 AC3 AC2 1 1 0
AC6 0
AC5 1
AC1 0
AC0 1
For example, when only 8 characters are displayed in one Display Line, the relationship between the DDRAM Address and position on the OLED Panel is shown below. Display Position DDRAM address Shift left Shift right 1 00 01 7F 2 01 02 00 3 02 03 01 4 03 04 02 5 04 05 03 6 05 06 04 7 06 07 05 8 07 08 06
12
To illustrate, for 2-line x 20 characters display, the relationship between the DDRAM address and position of the OLED panel is shown below. Display Position DDRAM address (hexadecimal) 1 00 40 01 41 3F 7F 2 01 41 02 42 00 40 3 02 42 03 43 01 41 4 03 43 04 44 02 42 . . . . . . . 18 11 51 12 52 10 50 19 12 52 13 53 11 51 20 13 53 14 54 12 52
Shift left
Shift right
13
Case 2: 40-Character x 2 Lines Display IC(Master) can be extended to display 40 characters x 2 lines by cascade the other IC(Slave). When there is a Display Shift operation, the DDRAM Address is also shifted. Please refer to the example below. Display Position 1 2 3 4 5 6 05 45 7 06 46 8 07 47 9 10 11 . 37 38 25 65 39 26 66 40 27 67
06 46 04 44
07 47 05 45
08 48 06 46
26 66 24 64
27 67 25 65
28 68 26 66
Shift right
14
15
Condition 1 : SHL=H
Condition 2 : SHL=L
RELATIONSHIP BETWEEN CGRAM ADDRESS, DDRAM CHARACTER CODE AND CGRAM CHARACTER PATTERNS (FOR 5 X 8 DOT CHARACTER PATTERN)
Character Codes (DDRAM Data) CGRAM Address Character Patterns (CGRAM Data)
7 6 5 4 3 2 1 0 High Low
0 0 0 0 *
0 0 0
0 0 0 0 *
0 0 1
0 0 0 0 *
. . . .
. . . .
. . . .
0 0 0 0 *
1 1 1
5 4 3 2 1 0 High Low 0 0 0 0 0 1 0 1 0 0 0 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 0 0 0 0 0 1 0 1 0 0 0 1 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 . . . . . . . . . . . . . . . . . . . . . . . . 0 0 0 0 0 1 0 1 0 1 1 1 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1
7 6 High * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
5 4 3 2 1 0 Low * 1 1 1 1 0 * 1 0 0 0 1 * 1 0 0 0 1 * 1 1 1 1 0 * 1 0 1 0 0 * 1 0 0 1 0 * 1 0 0 0 1 * 0 0 0 0 0 * 1 0 0 0 1 * 0 1 0 1 0 * 1 1 1 1 1 * 0 0 1 0 0 * 1 1 1 1 1 * 0 0 1 0 0 * 0 0 1 0 0 * 0 0 0 0 0 . . . . . . . . . . * * . . . . . . . . . . * * 0 0 0 0 0 * * 0 1 0 1 0 * * 0 0 0 0 0 * * 0 0 0 0 0 * * 1 0 0 0 1 * * 0 1 1 1 0 * * 0 0 1 0 0 * * 0 0 0 0 0
Character pattern 1
Cursor position
17
Notes: 1. * = Not Relevant 2. The character pattern row positions correspond to the CGRAM data bits -- 0 to 4, where bit 4 is in the left position. 3. Character Code Bits 0 to 2 correspond to the CGRAM Address Bits 3 to 5 (3 bits: 8 types) 4. If the CGRAM Data is set to "1", then the selection is displayed. If the CGRAM is set to "0", there no selection is made. 5. The CGRAM Address Bits 0 to 2 are used to define the character pattern line position. The 8th line is the cursor position and its display is formed by the logical OR with the cursor. The 8th line CGRAM data bits 0 to 4 must be set to "0". If any of the 8th line CGRAM data bits 0 to 4 is set to "1", the corresponding display location will light up regardless of the cursor position. 6. When the Character Code Bits 4 to 7 are set to "0", then the CGRAM Character Pattern is selected. It must be noted that Character Code Bit 3 is not relevant and will not have any effect on the character display. Because of this, the first Character Pattern shown above (R) can be displayed when the Character Code is 00H or 08H.
18
RELATIONSHIP BETWEEN CGRAM ADDRESS, DDRAM CHARACTER CODE AND CGRAM CHARACTER PATTERNS (FOR 5 X10 DOT CHARACTER PATTERN)
Character Codes (DDRAM Data) CGRAM Address Character Patterns (CGRAM Data)
7 6 5 4 3 2 1 0 High Low
0 0 0 0 * 0 0 *
. . 0 0 0 0 * . .
. . . .
0 0 0 0 * 1 1 *
5 4 3 High 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 . . . . . . . . . . . . 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1
2 1 0 Low 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 . . . . . . . . . . . . 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1
7 6 High * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
5 4 3 2 1 0 Low * 0 0 1 0 0 * 0 1 1 1 0 * 1 0 1 0 1 * 1 0 1 0 0 * 0 1 1 0 0 * 0 0 1 1 0 * 0 0 1 0 1 * 1 0 1 0 1 * 0 1 1 1 0 * 0 0 1 0 0 * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * . . . . . . . . . . * . . . . . . . . . . * 1 0 1 0 1 * 1 1 1 1 1 * 1 1 1 1 1 * 1 1 1 1 1 * 0 1 1 1 0 * 0 0 1 0 0 * 0 0 1 0 0 * 1 0 1 0 1 * 0 1 1 1 0 * 0 0 1 0 0 * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
Character pattern 1
Cursor Position
Character pattern 4
Cursor Position
19
Notes: 1. * = Not Relevant 2. The character pattern row positions correspond to the CGRAM data bits -- 0 to 4, where bit 4 is in the left position. 3. Character Code Bits 1 and 2 correspond to the CGRAM Address Bits -- 4 and 5 respectively (2 bits : 4 types) 4. If the CGRAM Data is set to "1", then the selection is displayed. If the CGRAM is set to "0", there no selection is made. 5. The CGRAM Address Bits 0 to 3 are used to define the character pattern line position. The 11th line is the cursor position and its display is formed by the logical OR with the cursor. The 11th line CGRAM data bits 0 to 4 must be set to "0". If any of the 11th line CGRAM data bits 0 to 4 is set to "1", the corresponding display location will light up regardless of the cursor position. 6. When the Character Code Bits 4 to 7 are set to "0", then the CGRAM Character Pattern is selected. It must be noted that Character Code Bit -- 0 and 3 are not relevant and will not have any effect on the character display. Because of this, the Character Pattern shown above ( $ ) can be displayed when the Character Code is 00H, 01H, 08H or 09H.
20
| Cursor Position Notes: The cursor or blinking appears when the Address Counter (AC) selects the Character Generator RAM (CGRAM). When the AC selects CGRAM Address, then the cursor or the blinking is displayed in a irrelevant and meaningless position.
7 06 46
8 07 47
19 09 49
20 13 53
Cursor Position Notes: The cursor or blinking appears when the Address Counter (AC) selects the Character Generator RAM (CGRAM). When the AC selects CGRAM Address, then the cursor or the blinking is displayed in an irrelevant and meaningless position.
(1)1-Line condition (N=0) 1 CA=10000000 2 CA=10000001 3 CA=10000010 4 CA=10000011 125 CA=11111100 126 CA=11111101 127 CA=11111110 63 CA=10111110 CA=11111110 128 CA=11111111 64 CA=10111111 CA=11111111
62 CA=10111101 CA=11111101
CA=11000000
CA=11000001
CA=11000010
CA=11000011
DB6 DB5 DB4 DB3 DB2 DB1 DB0 ADD6 ADD5 ADD4 ADD3 ADD2 ADD1 ADD0 1 0 0 0 0 0 CGA0 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 97 GXA=11100000 GYA=01000000 98 GXA=11100001 GYA=01000000 99 GXA=11100010 GYA=01000000 GXA=11100010 GYA=01000001 100 GXA=11100011 GYA=01000000 GXA=11100011 GYA=01000001
1 GXA=10000000 GYA=01000000
CGA0=0
GXA=10000011 GYA=01000001
GXA=11100000 GYA=01000001
23
GXA=11100001 GYA=01000001
GXA=10000000 GYA=01000001
CGA0=1
24
25
26
DB6
0
DB5
0
DB4
0
DB3
0
DB2
0
DB1
0
DB0
1 Clears entire display. Sets DDRAM Address 0 into the Address Counter Sets DDRAM Address 0 into the Address Counter. Returns shifted display to original position. DDRAM contents remain unchanged. (DB0 is test pin. User should set DB0=0 all the time) Sets cursor move direction and specifies display shift. (These operations are performed during data write and read.) Sets entire Display (D) ON/OFF. Sets Cursor (C) ON/OFF. Sets Blinking (B) of Cursor Position Character. Moves cursor & shifts display without changing DDRAM contents. Sets Graphic/Character Mode Sets internal power on/off
Return Home 0
I/D
S/C
R/L
PWR F
1 FT1
1 FT0
et CGRAM Address et DDRAM Address Read Busy Flag & Address Write data into the CGRAM or DDRAM Read Data from the CGRAM or DDRAM
ACG
ACG
ACG
ACG
ACG
ACG
Sets interface data length (DL). Sets number of display lines (N). Sets Character Font (F). Sets Font Table (FT) Sets CGRAM Address. CGRAM data is sent and received after this setting. Sets DDRAM Address. The DDRAM data Is sent and received after this setting. Reads Busy Flag (BF) indicating that internal operation is being performed. Reads Address Counter contents. Writes data into the CGRAM or DDRAM
ADD
ADD
ADD
ADD
ADD
ADD
ADD
BF
AC
AC
AC
AC
AC
AC
AC
Write Data
Read Data
RS tAS80 CSB tPW80(R) RDB, WRB 0.9VDD 0.1VDD tDS80 DB0 to DB7 tACC80 tOD80 tDH80 tPW80(W) tAH80 tCY80
DB0 to DB7
VDD = 3.0 to 5.3V, Ta = 25) Item Address setup time Address hold time System cycle time Pulse width (WRB) Pulse width (RDB) Signal RS Symbol tAS80 tAH80 tCY80 Min. Typ. 20 0 500 Max. 180 Unit ns ns ns ns ns ns CL = 100pF Remark
RW_WRB tPW80(W) 250 E_RDB tPW80(R) 250 tDS80 tDH80 tACC80 tOD80 40 20 10
Data setup time DB7 Data hold time to Read access time DB0 Output disable time
RS tAS68 CSB tPW68(R) E 0.1VDD 0.9VDD tDS68 DB0 to DB7 tACC68 tOD68 tDH68 tPW68(W) tAH68 tCY68
DB0 to DB7
(VDD = 3.0 to 5.3V, Ta = 25) Item Signal Symbol Min. Typ. Max. Unit Remark
Address setup time Address hold time System cycle time Pulse width (E) Pulse width (E)
RS
20 0 500
180 -
ns ns ns ns ns ns CL = 100pF
E_RDB E_RDB
Data setup time DB7 Data hold time to Read access time DB0 Output disable time
tCSS CSB tCYS DB5 (SCL) DB7 (SDI) TACCS DB6 (SDO) 0.9VDD 0.1VDD tWLS tDSS
tCHS
tWHS tDHS
(VDD = 3.0 to 5.3V, Ta = 25) Item Signal Symbol Min. tCYS tWHS tWLS tCSS tCHS tDSS tDHS tACCS 300 100 100 150 150 100 100 Typ. Max. 80 Unit ns ns ns ns Remark Serial clock cycle DB5 SCL high pulse width (SCL) SCL low pulse width CSB setup time CSB CSB hold time Data setup time DB7 Data hold time (SDI) DB6 Read access time (SDO)
(2)4-bit mode
INSTRUCTIONS
WIN0010's Instruction Register (IR) and Data Register (DR) are the only registers that can be controlled by the MPU. Prior to the commencement of it internal operation, WIN0010 temporarily stores the control information to its Instruction Register (IR) and Data Register (DR) in order to easily facilitate interface with various types of MPU. The internal operations of the WIN0010 are determined by the signals (RS, R/WB, DB0 to DB7) that are sent from the MPU. These signals are categorized into 4 instructions types, namely: 1, Function Setting Instructions (i.e. Display, Format, Data Length etc.) 2. Internal RAM Address Setting Instructions 3. Data Transfer with Internal RAM Instructions 4. Miscellaneous Function Instructions The generally used instructions are those that execute data transfers with the internal RAM. However, when the internal RAM addresses are auto incremented/decremented by 1 after each Data Write, the program load of the MPU is lightened. The Display Shift Instruction can be executed at the same time as the Display Data Write, thereby minimizing system development time with maximum programming efficiency.
When an instruction is being executed for an internal operation, only the Busy Flag/Address Read Instruction can be performed. The other instructions are not valid. It should be noted that during the execution of an instruction, the Busy Flag is set to "1". The Busy Flag is set to "0" when the instructions are can be accepted and executed. Therefore, the Busy Flag should be checked to make certain that BF = "0" before sending another instruction from the MPU. If not, the time between the first instruction and the next instruction is longer than the time it takes to execute the instruction itself.
Code Instruction RS
Clear Display 0
DB6
0
DB5
0
DB4
0
DB3
0
DB2
0
DB1
0
DB0
1 Clears entire display. Sets DDRAM Address 0 into the Address Counter Sets DDRAM Address 0 into the Address Counter. Returns shifted display to original position. DDRAM contents remain unchanged. (DB0 is test pin. User should set DB0=0 all the time) Sets cursor move direction and specifies display shift. (These operations are performed during data write and read.) Sets entire Display (D) ON/OFF. Sets Cursor (C) ON/OFF. Sets Blinking (B) of Cursor Position Character. Moves cursor & shifts display without changing DDRAM contents. Sets Graphic/Character Mode Sets internal power on/off
Return Home 0
I/D
S/C
R/L
PWR F
1 FT1
1 FT0
ACG
ACG
ACG
ACG
ACG
ACG
Sets interface data length (DL). Sets number of display lines (N). Sets Character Font (F). Sets Font Table (FT) Sets CGRAM Address. CGRAM data is sent and received after this setting. Sets DDRAM Address. The DDRAM data Is sent and received after this setting. Reads Busy Flag (BF) indicating that internal operation is being performed. Reads Address Counter contents. Writes data into the CGRAM or DDRAM
ADD
ADD
ADD
ADD
ADD
ADD
ADD
BF
AC
AC
AC
AC
AC
AC
AC
Write data the into 1 CGRAM or DDRAM Read Data the from 1 CGRAM or DDRAM
Write Data
Read Data
Notes: 1. After the CGRAM/DDRAM Read or Write Instruction has been executed, the RAM Address Counter is incremented or decremented by 1. After the Busy Flag is turned OFF, the RAM Address is updated. 2. I/D=Increment/Decrement Bit - I/D="1": Increment - I/D="0": Decrement 3. S=Shift Entire Display Control Bit. When S=0, shift function disable. 4. BF=Busy Flag - BF="1": Internal Operating in Progress - BF="0": No Internal Operation is being executed, next instruction can be accepted. 5. R/L=Shift Right/Left - R/L="1": Shift to the Right - R/L="0": Shift to the Left 6. S/C=Display Shift/Cursor Move - S/C="1": Display Shift - S/C="0": Cursor Move 7. G/C=Graphic/Character mode selection. G/C=0, Character mode is selected. G/C=1, Graphic mode is selected. 8. PWR=Internal DCDC on/of control. PWR=1, DCDC on. PWR=0, DCDC off. 9. DDRAM=Display Data RAM 10. CGRAM=Character Generator RAM 11. ACG=CGRAM Address 12. ADD=Address Counter Address (corresponds to cursor address) 13. AC=Address Counter (used for DDRAM and CGRAM Addresses) 14. F=Character Pattern Mode - F="1": 5 x 10 dots - F="0": 5 x 8 dots 15. N=Number of Lines Displayed - N="1": 2 -Line Display - N="0": 1-Line Display 16. tADD is the time period starting when the Busy Flag is turned OFF up to the time the Address Counter is updated. Please refer to the diagram below.
BUSY SUGNAL (DB7) BUSY STATE
A+1
Cursor Cursor
Figure 1
Figure 2
Note: Figures 1 and 2 are alternately displayed The cursor and the blinking can be set to display at the same time. The blinking frequency depends on the fosc or the reciprocal of fcp. To illustrate, when fosc=TBD Hz, then, the blinking frequency=409.6 x 250/270=379.2ms
S/C 0 0 1 1
R/L 0 1 0 1
Shift Function Shifts the cursor position to the left. (AC is decremented by 1). Shifts cursor position to the right. (AC incremented by 1). Shifts entire display to the left. The cursor follows the display shift. Shifts the entire display to the right. The cursor follows the display shift.
In a 2-line Display, the cursor moves to the second line when it passes the 40th digit of the first line. The first and second line displays will shift at the same time. When the displayed data is shifted repeatedly, each line moves only horizontally. The second line display does not shift into the first line position. The Address Counter (AC) contents will not change if the only action performed is a Display Shift.
MPU INTERFACE
WIN0010 provides High-speed 8-bit parallel bi-directional interface with 6800-series or 8080-series and serial interface. User can choice by signal PS and C68.
68 series interface
(a) 8-BIT mode(Not available for serial mode) When WIN0010 interfaces with an 8-bit MPU, DB0 to DB7 are used. The 8-bit data transfer starts from the four high order bits --DB4 to DB7 followed by the four low order bits -- DB0 to DB3. An example of a Busy Flag Check Timing in an 8-Bit MPU Interface is given in the diagram below.
RS R/WB
INTERNAL OPERATION
DB7
INSTRUCTION WRITE
DATA
(b) 4-BIT mode (Not available for serial mode) WIN0010 can be configured to interface with a 4-bit MPU and is selected via a program. If the I/O port of the 4-Bit MPU from which WIN0010 is connected to, is capable of transferring 8 bits, then an 8-bit data transfer operation is executed. Otherwise, two 4-bit data transfer operations are needed to satisfy one complete data transfer. Under the 4-bit data transfer, DB4 to DB7 are used as bus lines. DB0 to DB3 are disabled. The data transfer between WIN0010 and MPU is completed after two 4-bit data have been transferred. The Busy Flag must be checked (one instruction) after completion of the data transfer (that is, 4-bit data has been transferred twice.). The Busy Flag must be checked after two 4-bits data transfer has been completed. Please refer to the diagram below for a 4-bit data transfer timing sequence.
where: 1. IR7=Instruction Bit 7 2. IR3=Instruction Bit 3 3. AC3=Address Counter 3 From the above timing diagram, it is important to note that the Busy Flag Check and the data transfer are both executed twice.
80 series interface
(a) 8-BIT mode
AC CHARACTERISTICS
Read / Write Characteristics (8080-series MPU)
RS tAS80 CSB tPW80(R) RDB, WRB 0.9VDD 0.1VDD tDS80 DB0 to DB7 tACC80 tOD80 tDH80 tPW80(W) tAH80 tCY80
DB0 to DB7
Figure 1. Read / Write Characteristics (8080-series MPU) VDD = 3.0 to 5.3V, Ta = -40 to +85) Item Address setup time Address hold time System cycle time Pulse width (WRB) Pulse width (RDB) Signal RS Symbol tAS80 tAH80 tCY80 Min. Typ. 0 0 300 Max. 140 100 Unit ns ns ns ns ns ns CL = 100pF Remark
Data setup time DB7 Data hold time to Read access time DB0 Output disable time
RS tAS68 CSB tPW68(R) E 0.1VDD 0.9VDD tDS68 DB0 to DB7 tACC68 tOD68 tDH68 tPW68(W) tAH68 tCY68
DB0 to DB7
(VDD = 3.0 to 5.3V, Ta = -40 to +85) Item Address setup time Address hold time System cycle time Pulse width (E) Pulse width (E) E_RDB E_RDB Signal RS Symbol tAS68 tAH68 tCY68 Min. Typ. 0 0 300 Max. 70 50 Unit ns ns ns ns ns ns CL = 100pF Remark
Data setup time DB7 Data hold time to Read access time DB0 Output disable time
tCSS CSB tCYS DB5 (SCL) DB7 (SDI) TACCS DB6 (SDO) 0.9VDD 0.1VDD tWLS tDSS
tCHS
tWHS tDHS
(VDD = 3.0 to 5.3V, Ta = -40 to +85) Item Serial clock cycle SCL high pulse width SCL low pulse width CS1B setup time CS1B hold time Data setup time Data hold time Read access time Signal DB5 (SCL) CSB DB7 (SDI) DB6 (SDO) Symbol Min. tCYS tWHS tWLS tCSS tCHS tDSS tDHS tACCS 250 100 100 150 150 100 100 Typ. Max. 50 Unit ns ns ns ns Remark
100,000 Hrs
Note
Notes: 1. Simulation pattern for operation test: interchanging with 50% checkboard The brightness decay does not exceed 50%. 2. You can use the display off mode to make long life. 3.The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.
14. Reliability
Content of Reliability Test
Environmental Test Test Item High Temperature storage High Temperature Operation Low Temperature Operation High Temperature/ Humidity Storage Temperature Cycle Content of Test Endurance test applying the high storage temperature for a long time. Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time. Endurance test applying the electric stress under low temperature for a long time. Test Condition 80 240hrs 80 240hrs -40 240hrs Applicable Standard
Endurance test applying the high 60,90%RH temperature and high humidity storage 240hrs for a long time. Endurance test applying the low and high temperature cycle. -40 25 80 30min 5min 1 cycle 30min
Mechanical Test Vibration test Endurance test applying the vibration during transportation and using. Constructional and mechanical endurance test applying the shock during transportation. Endurance test applying the atmospheric pressure during transportation by air. 10~22Hz1.5mmp-p 22~500Hz1.5G Total 0.5hrs 50G Half sign wave 11 msedc 3 times of each direction 115mbar 40hrs
***Supply voltage for logic system=5V. Supply voltage for LCD system =Operating voltage at 25
Test and measurement conditions 1. All measurements shall not be started until the specimens attain to temperature stability. 2. All-pixels-on is used as operation test pattern. 3. The degradation of Polarizer are ignored for High Temperature storage, High Temperature/ Humidity Storage, Temperature Cycle Evaluation criteria 1. The function test is OK. 2. No observable defects. 3. Luminance: > 50% of initial value. 4. Current consumption: within 50% of initial value. APPENDIX: RESIDUE IMAGE Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.
0.65
02
03
Black or white spots on OLED (display only) OLED black spots, white spots, contamina tion (non-displ ay)
2.5
2.5
3.2 Line type : (As following drawing) Length Width --W0.02 L3.0 0.02W0.03 L2.5 0.03W0.05 --0.05W 04 Polarizer bubbles If bubbles are visible, judge using black spot specifications, not easy to find, must check in specify direction. Size 0.20 0.200.50 0.501.00 1.00 Total Q TY
2.5
2.5
NO 05
Item Scratches
Criterion Follow NO.3 OLED black spots, white spots, contamination Symbols Define: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: OLED side length L: Electrode pad length: 6.1 General glass chip : 6.1.1 Chip on panel surface and crack between panels:
AQL
06
Chipped glass
y: Chip width x: Chip length Not over viewing x1/8a area Not exceed 1/3k 1/2tz2t x1/8a If there are 2 or more chips, x is total length of each chip. 6.1.2 Corner crack:
2.5
y: Chip width x: Chip length Not over viewing x1/8a area Not exceed 1/3k 1/2tz2t x1/8a If there are 2 or more chips, x is the total length of each chip.
NO Item
Criterion Symbols : x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: OLED side length L: Electrode pad length 6.2 Protrusion over terminal : 6.2.1 Chip on electrode pad :
AQL
z: Chip thickness 0 zt
06
Glass crack
2.5
z: Chip thickness y L x1/8a 0 zt If the chipped area touches the ITO terminal, over 2/3 of the ITO must remain and be inspected according to electrode terminal specifications. If the product will be heat sealed by the customer, the alignment mark not be damaged. 6.2.3 Substrate protuberance and internal crack. y: width y1/3L x: length xa
y: Chip width
x: Chip length
NO 07
Criterion The OLCD with extensive crack is not acceptable. 8.1 Illumination source flickers when lit. 8.2 Spots or scratched that appear when lit must be judged. Using OLED spot, lines and contamination standards. 8.3 Backlight doesnt light or color wrong. 9.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination. 9.2 Bezel must comply with job specifications. 10.1 COB seal may not have pinholes larger than 0.2mm or contamination. 10.2 COB seal surface may not have pinholes through to the IC. 10.3 The height of the COB should not exceed the height indicated in the assembly diagram. 10.4 There may not be more than 2mm of sealant outside the seal area on the PCB. And there should be no more than three places. 10.5 No oxidation or contamination PCB terminals. 10.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts. 10.7 The jumper on the PCB should conform to the product characteristic chart. 10.8 If solder gets on bezel tab pads, OLED pad, zebra pad or screw hold pad, make sure it is smoothed down. 11.1 No un-melted solder paste may be present on the PCB. 11.2 No cold solder joints, missing solder connections, oxidation or icicle. 11.3 No residue or solder balls on PCB. 11.4 No short circuits in components on PCB.
08
09
Bezel
2.5 0.65
10
PCBCOB
11
Soldering
NO
Item
Criterion 12.1 No oxidation, contamination, curves or, bends on interface Pin (OLB) of TCP. 12.2 No cracks on interface pin (OLB) of TCP. 12.3 No contamination, solder residue or solder balls on product. 12.4 The IC on the TCP may not be damaged, circuits. 12.5 The uppermost edge of the protective strip on the interface pin must be present or look as if it cause the interface pin to sever. 12.6 The residual rosin or tin oil of soldering (component or chip component) is not burned into brown or black color. 12.7 Sealant on top of the ITO circuit has not hardened. 12.8 Pin type must match type in specification sheet. 12.9 OLED pin loose or missing pins. 12.10 Product packaging must the same as specified on packaging specification sheet. 12.11 Product dimension and structure must conform to product specification sheet.
AQL 2.5 0.65 2.5 2.5 2.5 2.5 2.5 0.65 0.65 0.65 0.65
12
General appearance
Check Item
Classification
Criteria
No Display
Major
Missing Line
Major
Pixel Short
Major
Darker Short
Major
Wrong Display
Major
Major
(7) Do not apply stress to the LSI chips and the surrounding molded sections. (8) Do not disassemble nor modify the OLED display module. (9) Do not apply input signals while the logic power is off. (10) Pay sufficient attention to the working environments when handing OLED display modules to prevent occurrence of element breakage accidents by static electricity. * Be sure to make human body grounding when handling OLED display modules. * Be sure to ground tools to use or assembly such as soldering irons. * To suppress generation of static electricity, avoid carrying out assembly work under dry environments. * Protective film is being applied to the surface of the display panel of the OLED display module. Be careful since static electricity may be generated when exfoliating the protective film. (11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OLED display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5. (12) If electric current is applied when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above. 8.2 Storage Precautions (1) When storing OLED display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. and, also, avoiding high temperature and high humidity environment or low temperature (less than 0C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Winstar Technology Inc. At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them. (2) If electric current is applied when water drops are adhering to the surface of the OLED display module, when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above. 8.3 Designing Precautions (1) The absolute maximum ratings are the ratings which cannot be exceeded for OLED display module, and if these values are exceeded, panel damage may be happen. (2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible. (3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A) (4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices. (5) As for EMI, take necessary measures on the equipment side basically. (6) When fastening the OLED display module, fasten the external plastic housing section. (7) If power supply to the OLED display module is forcibly shut down by such errors as taking out the main battery while the OLED display panel is in operation, we cannot guarantee the quality of this OLED display module.
* Connection (contact) to any other potential than the above may lead to rupture of the IC.
8.4 Precautions when disposing of the OLED display modules 1) Request the qualified companies to handle industrial wastes when disposing of the OLED display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations. 8.5 Other Precautions (1) When an OLED display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur. Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module. (2) To protect OLED display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OLED display modules. * Pins and electrodes * Pattern layouts such as the TCP & FPC (3) With this OLED display module, the OLED driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OLED driver is exposed to light, malfunctioning may occur. * Design the product and installation method so that the OLED driver may be shielded from light in actual usage. * Design the product and installation method so that the OLED driver may be shielded from light during the inspection processes. (4) Although this OLED display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design. (5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise. (6)Resistors,capacitors and other passive components will have different appearance and color caused by the different supplier. (7)Our company will has the right to upgrade and modify the product function.
B