21 views

Uploaded by balaji_446913478

MCQ of COA

- dig lab support.docx
- Lect 08 Latch FF
- Digital Lab Manual
- sandhya2 (1) (1).docx
- 74HC_HCT175
- Power Reduction Through Merged Flip-flops
- models_4_5_6
- CARC lab 2
- TOPIC_4A_Sequential_Logic.doc
- Integrator comparater etc and others
- VLSI programs
- Telephone Number
- Chapter 6
- 74LS73
- Lecture 2
- Lab Manual
- New Microsoft Office Word Document
- A 6275 Eat
- Lab 1 post lab
- HEF40195BN.pdf

You are on page 1of 10

is (A) (AB)' + (X'Y) (B) A'*B' + XY' (C) (A'+ B')(X + Y') 2) (D) (AB + X'*Y)'

An equivalent representation for the Boolean expression A + A' is (A) 1 (C) A (B) 0 (D) A

3)

In general, a NOR-NOR circuit is equivalent to which of the following circuit types? (A) AND-AND (C) OR-AND (B) AND-OR (D) NOR-NOR

4)

A NOT gate has... (A) Two inputs and one output (C) One input and two outputs (B) One input and one output (D) None of above

5)

For the electrical symbol illustrated below to represent "1" as it's output, the inputs must be:

(A) one input "1" the other "0". (C) the top input "0", the bottom input "1". 6) Half adder circuit is ______? (A) Half of an AND gate (C) A circuit to add two bits together 7)

(B) Half of a NAND gate (D) none of above (B) Y=AB+AB (D) Y=AB+ AB

A XNOR gate has inputs A and B and output Y.Then the output equation is: (A) Y=A+B (C) Y=AB+AB

8)

Which is correct? (A) A.1=A (C) A+A=A (B) A.A=0 (D) A.A=0

9)

What is the result from the expression B + BF? (A) 0 (C) F (B) 1 (D) B

10) A+(B.C)= (A) A.B+C (C) A 11) Demorgans theorem is A.B+A.C (D) (A+B)(A+C)

12) If one wants to design a binary counter, preferred type of flip-flop is (A) D-type (C) Latch 13) MSI stands for _____________ (A) Middle Scale Information (C) Medium Scale Information (B) Middle Scale Integration (D) Medium Scale Information (B) SR-type (D) JK-type

14) A flip-flop is a binary cell capable of storing _____________ bit of information. (A) three (C) two (B) one (D) four

15) A register that can shift in both direction is called a _________ shift registers (A) Unidirectional (C) Bidirectional (B) Tridirectional (D) None

16) Which of the following flip-flops is free from race around problem? (A) T flip-flop (C) Master-Slave Flip-flop (B) SR flip-flop (D) none

17) S-R type flip-flop can be converted into D type flip-flop if S is connected to R through (A) OR Gate (C) AND Gate (B) Inverter (D) Full Adder

18) A demultiplexer is also known as _______________ (A) a data selector (C) a shift register 19) A particular Full Adder has (A) 3 inputs and 2 output (C) 2 inputs and 3 output (B) 3 inputs and 3 output (D) 2 inputs and 2 output (B) a bus transceiver. (D) a data distributer

20) If an S-R latch has a 1 on the S input and a 0 on the R input and then the S input goes to 0, the latch will be (A) Set (B) Reset (C) Indeterminate Solve the Following 1. The logic device shown in the following Figure is: (D) Complement

(a) (b)

(c) (d)

2. An equivalent representation for the Boolean expression A' + 1 is: (a) A (b) A' (c) 1 (d) 0 3. The gate function illustrated is an equivalent representation for an

4. In general, a NAND-NAND circuit is equivalent to which of the following circuit types? (a) AND-AND (b) AND-OR (c) OR-AND (d) NOR-NOR 5. In order for output 'Y' to be a"1", inputs A, B, and C must be:

A=1, B=0, C=0. A=0, B=0, C=0. A=1, B=0, C=1. A=0, B=1, C=0.

6. Which of the following is the Universal Flip-flop? (a) SR Flip-flop (b) JK Flip-flop (c) Master slave Flip-flop (d) D Flip-flop 7. On a Karnaugh map, grouping the 0s produces: (a) A Dont Care condition (b) A SOP Expression (c) A POS Expression (d) None of the above 8. How is the JK Flip-flop made to toggle? (a) J=0, K=0 (b) J=1, K=0 (c) J=1, K=1 (d) J=0, K=1 9. The logic gate arrangement shown in following figure performs the same function as:

10. Simplification of the Boolean expression (A+B+C)(D+E)' + (A+B+C)(D+E) yields which of the following results? (a) A+B+C (b) D+E (c) A'B'C' (d) D'E' 11. Which of the following gates generates the truth table shown? x y | F ----------0 0 | 1 0 1 | 0 1 0 | 0 1 1 | 1 (a) OR gate (b) NAND gate (c) XNOR gate (d) XOR gate 12. The logic gate arrangement shown in following figure will produce the:

OR logic function AND logic function NAND logic function. NOR logic function.

13. A group of bits transmitted at the same time is referred to as: (a) A clock signal (b) Parallel data (c) Serial data. (d) All of the above. 14. The logic arrangement shown in following Figure is equivalent to:

15. Full adder is constructed by using . (a) Two Half Adder& one OR gate. (b) Two OR gate &one HA (c) One HA & two OR gate. (d) One OR gate & one HA 16. Another name for a multiplexer is: (a) a data selector. (b) a bus transceiver. (c) a shift register. (d) a data distributer. 17. Simplification of the Boolean expression AB + ABC + ABCD + ABCDE + ABCDEF yields which of the following results? (a) ABCDEF (b) AB (c) AB + CD + EF (d) 1 18. A two-input NAND gate will produce a logic 0 output when: (a) Both of the inputs are at logic 0 (b) Either one of the inputs is at logic 0 (c) Both of the inputs are at logic 1. (d) None of the above 19. In a computer _____ is capable to store single binary bit. (a) Capacitor (b) Flip flop (c) Register (d) Inductor 20. A.(B + C) = A.B + A.C is the expression of _________________ (a) Demorgan's Law (b) Commutative Law (c) Distributive Law (d) Associative Law

Chapter - 1

1. What is the output state of an OR gate if the inputs are 0 and 1? a.0 b.1

c.3

d.2

2. What is the output state of an AND gate if the inputs are 0 and 1? a.0 b.1 c.3 d.2 3. A NOT gate has... a. Two inputs and one output b. One input and one output c. One input and two outputs d. none of above 4. For the electrical symbol illustrated below to represent "0" as it's output, the inputs must be:

a. b. c. d.

one input "1" the other "0". both inputs "1". both inputs "0". the top input "0", the bottom input "1".

5. For the electrical symbol illustrated below to represent "1" as it's output, the inputs must be:

a. b. c. d.

one input "1" the other "0". both inputs "1". both inputs "0". the top input "0", the bottom input "1".

6. An OR gate has... a. Two inputs and one output b. One input and one output c. One input and two outputs d. none of above 7. Logic states can only be ___ or 0. a. 3 b. 2 c.1 d.0 8. The output of a ____ gate is only 1 when all of its inputs are 1 a. NOR b. XOR c. AND d. NOT 9. A NAND gate is equivalent to an AND gate plus a .... gate put together. a. NOR b. NOT c. XOR d. none 10. Half adder circuit is ______? a. Half of an AND gate b. A circuit to add two bits together c. Half of a NAND gate d. none of above

11. Identify that function generated by the logic circuit shown. a. F = ABCD b. F = A + B + C + D c. F = (A' + B')(C' + D') d. F = (A + B)(C + D) 12. Which of the following gates generates the truth table shown? x y | F ------+---0 0 | 0 0 1 | 1 1 0 | 1 1 1 | 0 a. b. c. d. OR gate NAND gate NOR gate XOR gate

13. Which of these are universal gates a. only NOR b. only NAND c. both NOR and NAND d. NOT,AND,OR 14. A XOR gate has inputs A and B and output Y.Then the output equation is: a. Y=A+B b. Y=AB+AB c. Y=AB+ AB d. Y=AB+AB 15. Which is correct? a. A.A=0 c. A+A=A'

b. A+1=A d. A'.A'=0

16. What is only combination on A, B and C inputs that produces a low level (0) on the output of any OR logic gate? a. A=0, B=0, C=1 b. A=1, B=0, C=0 c. A=1, B=1, C=1 d. A=0, B=0, C=0 17. Regarding AND logic gates we can state: a. The output will be 1 when all inputs are 1. b. The output will be 0 when one or more inputs are equal to 0. c. A two-input AND logic gate can be represented thru the formula Y = A x B (or Y = A B). d. All of above 18. What is the result from the expression G + GF? a. 0 b. 1

c. F d. G 19. A+(B.C)= a. A.B+C b. A.B+A.C c. A d. (A+B).(A+C) 20. A.0= a. 1 b. A c. 0 d. A or 1 21. Demorgans theorem is a. A.A=0 b. A=A c. (A+B)=A. B d. (AB)=A. B 22. Which of the following is Universal flip-flop a. JK flip-flop b. RS flip-flop c. Master slave flip-flop d. D flip-flop. 23. If one wants to design a binary counter, preferred type of flip-flop is a. D-type b. SR-type c. Latch d. JK-type. 24. S-R type flip-flop can be converted into D type flip-flop if S is connected to R through a. OR gate b. Inverters c. AND gate d. Full Adder 25. A D flip-flop can be made from a a. JK flip-flop and an inverter b. RS flip-flop c. RS flip-flop and an inverter d. both (a) and (b). 26. How is a J-K flip-flop made to toggle? a. J = 0, K = 0 b. J = 1, K = 0 c. J = 0, K = 1 d. J = 1, K = 1 27. On a master-slave flip-flop, when is the master enabled? a. when the gate is LOW b. when the gate is HIGH c. both of the above d. neither of the above 28. A J-K flip-flop is in a "no change" condition when ________. a. J = 1, K = 1 b. J = 1, K = 0

c. J = 0, K = 1 d. J = 0, K = 0 29. In a computer _____ is capable to store single binary bit. a. Capacitor b. Flip flop c. Register d. Inductor 30. A set of flip flops integrated together is called ____ a. Counter b. Adder c. Register d. None of the above 31. Which is correct: a. A.A=0 b. A+1=A c. A+A=A d. A.A=0 32. The boolean expression X = AB + CD represents a. two ORs ANDed together b. a 4-input AND gate c. two ANDs ORed together d. an exclusive-Or 33. The expression _________ is an example of Commutative Law for Multiplication. a. AB+C = A+BC b. A(B+C) = B(A+C) c. AB=BA d. A+B=B+A 34. An example of SOP expression is a. A + B(C + D) b. A'B + AC' + AB'C c. (A' + B + C)(A + B' + C) d. both (a) nad (b) 35. A.(B + C) = A.B + A.C is the expression of _________________ a. Demorgan's Law b. Commutative Law c. Distributive Law d. Associative Law 36. In a 4-variable K-map, a 2-variable product term is produced by a. a 2-cell group of 1s b. a 8-cell group of 1s c. a 4-cell group of 1s d. a 4-cell group of 0s 37. On a Karnaugh map, grouping the 0s produces a. a POS expression b. a SOP expression c. a "don't care" condition d. AND-OR logic 38. A particular Full Adder has a. 3 inputs and 2 output b. 3 inputs and 3 output c. 2 inputs and 3 output d. 2 inputs and 2 output 39. Half-Adder Logic circuit contains _____ XOR Gates. a. 1 b. 2

c. 4 d. 6 40. If an S-R latch has a 1 on the S input and a 0 on the R input and then the S input goes to 0, the latch will be a. Set b. Reset c. Invalid d. Clear

- dig lab support.docxUploaded byMarlon Boucaud
- Lect 08 Latch FFUploaded byuam22
- Digital Lab ManualUploaded byjagannathante
- sandhya2 (1) (1).docxUploaded byK Sandhya
- 74HC_HCT175Uploaded byJulio César
- Power Reduction Through Merged Flip-flopsUploaded byInternational Journal of Research in Engineering and Technology
- models_4_5_6Uploaded byAnonymous JGblgbIh
- CARC lab 2Uploaded byShawn Lim
- TOPIC_4A_Sequential_Logic.docUploaded bycyclopsoctopus
- Integrator comparater etc and othersUploaded byshaik jilan
- VLSI programsUploaded bySachin_Anchan
- Telephone NumberUploaded byshababna
- Chapter 6Uploaded byAffo Alex
- 74LS73Uploaded byakul
- Lecture 2Uploaded byNam Nguyễn Việt
- Lab ManualUploaded bySwapnil Gourkar
- New Microsoft Office Word DocumentUploaded byVeeranjaneyulu Dhikonda
- A 6275 EatUploaded byn_t_162
- Lab 1 post labUploaded byKatherine Morales
- HEF40195BN.pdfUploaded byPedroZevallos
- 46389452 Static Timing AnalysisUploaded bydeepak
- 74C922Uploaded byGerardo Vargas Lozano
- EloTrain CatalogUploaded byAbdul Shokor Abd Talib
- VLSI Design Interview QuestionsUploaded bySiva Rao
- Class Notes Digital Lec22Uploaded bySazzad Hossain Lemon
- Mes Project ReportUploaded bySafwan Shaikh
- EM-UNIT-3Uploaded byMuthuvel M
- IJETR032742Uploaded byerpublication
- Part_1Uploaded byShubham Khandelwal
- Assignment EDES232CUploaded byPrakash Das

- sql-useful-functions.pdfUploaded bybalaji_446913478
- ABC.docxUploaded bybalaji_446913478
- Computer Facts.docxUploaded bybalaji_446913478
- SQL Quick GuideUploaded byShibu George
- DBMS.docUploaded bybalaji_446913478
- OOOps cppUploaded bySworna Vidhya Mahadevan
- DSA-MCQUploaded bybenaminsan
- Geometry Formulas - Gr8AmbitionZUploaded byAntriksha Kumar
- QuotesUploaded bybalaji_446913478
- c_quick_guide.pdfUploaded bybalaji_446913478
- Microcontroller+interview+Questions+and+Answers.pdfUploaded bybalaji_446913478
- Getting StartedUploaded byXenogenic Medusa
- Getting StartedUploaded byXenogenic Medusa
- ABC.docxUploaded bybalaji_446913478
- ch1Uploaded bybalaji_446913478
- InTech-Artificial Bee Colony Algorithm and Its Application to Generalized Assignment ProblemUploaded bybalaji_446913478
- DataBase Systems 5th Edition, Silberschatz, Korth and Sudarshan - Chapter 1Uploaded byTejas Shah
- btech_cscUploaded byVivek Murugaiyan
- ch2Uploaded byRavi Patel
- unit6&7(1)by korthUploaded byImran
- UNIT IIIUploaded bybalaji_446913478

- LecUploaded bySimona Oprea
- Ilocano MusicUploaded byEna Borlat
- GUI for Raspberry Pi PythonUploaded byMircea Timisoara
- Musings of a daughter and dad- frontUploaded byMunnangi Madhubabu
- EdwardsUploaded byAndres Gonzales
- Datakom DKG109 Control Auto Start Panel Engine GensetUploaded byWira Karya Diesel
- Auto Cad 2004 MigratingUploaded bydevraj22
- The Vow of Dharmakara (Frithjof Schuon).pdfUploaded byIsrael
- everyday steps to reading and writing naeyc for familiesUploaded byapi-269479291
- Vocabulary and Pronunciation - Regular Past Simple VerbsUploaded byMustafa Türker
- Algebraic Generalization of Venn DiagramUploaded byDon Hass
- Trinity_and_Man_Gregory_of_NyssaUploaded bypezzilla
- Bible Study .1 Gen - Lev.TXTUploaded byMark Baker
- tips_for_pronunciation.pdfUploaded byDiana C Rodríguez R
- Automata NotesUploaded byYousaf Riaz
- Adorno and HeideggerUploaded byfluxusformae
- Computer Aided Chemical EngineeringUploaded byprashokkumar
- Chp5-51-53-ClientServer1Uploaded byjasmeet-singh-babra-9624
- Listening SkillsUploaded bySharanya Raman
- Students PortofolioUploaded byIrina Mariana Popa
- codex-magica-secret-signs-mysterious-symbols-and-hidden-codes-of-the-illuminati-2005-texe-marrs.pdfUploaded byrobertstanciugel-1
- Gui ProgramUploaded byAminu Bugaje
- AEF3 Files1-5 ProgTestAUploaded bynayra
- Abap Hr ProgUploaded byAshok Kancharla
- sap_hrUploaded bydana_b962847
- slcc course evaluations - pilt 1250 - summer 2016 - instructor reportUploaded byapi-316143476
- ALGEBRA 1, Sem 2 - Course Guide / Syllabus / Lesson Plans - by Marty J ReepUploaded byMarty Reep
- Cnc MaintenanceUploaded byArjun M Betageri
- 001. Matthew SyllabusUploaded byjohnson496
- SadnessUploaded byvenmike