Sie sind auf Seite 1von 2

EE619 RF IC and System Design Assignment 1; Spring 2014, IIT Bombay (Instructor: S.

. Gupta) Quiz (Problems 1 and 2) and Demo/Viva (Problem 3) on February 04, 2014
Be succinct and to the point in all answers requiring explanation. If you write both a correct statement and a wrong statement in your explanation, you may not get any credit for it. 1. Consider an amplier chain consisting of two cascaded ampliers, as shown below, with transfer 2 + b y 3 . Using engineering approximations, functions y1 = a1 x + a2 x2 + a3 x3 and y = b1 y1 + b2 y1 3 1 prove that 1 AIIP 2,total = 1 AIIP 2,1 + a1 AIIP 2,2 ; 1 A2 IIP 3,total = 1 A2 IIP 3,1 + a2 1 A2 IIP 3,2 .

For AIIP 2,total calculation, assume a3 , b3 are insignicant, and for AIIP 3,total calculation, assume a2 , b2 are insignicant.

Input (x)

Amp-1

y1

Amp-2

Output (y)

Figure 1: Problem 1 2. Consider an amplier with 50 input impedance. A voltage source Vsrc with 150 source impedance and voltage A cos(1 t) + A cos(2 t) is connected to it. The spectrum obtained at the output of the amplier is shown in Figure 1. Dierent values of corresponding to dierent values of A are shown in the table. Gain of the amplier is 18 dB. Find the IIP3 and OIP3 of the amplier in dBm. A (mV) 20 80 200 800 (dB) 62 38 20 8

(dB)

150 Vsrc f Zin = 50

Vout

Figure 2: Problem 2

3. Consider the common gate amplier shown in Fig. 3 in 0.18 m CMOS technology. This circuit has to be simulated for DC operating points, AC response, transient response and periodic steady state response (last two are similar). (a) When DC analysis is carried out, the circuit simulator (such as Cadence) will generate the DC operating conditions such as Id , gm , gds , DC node voltages etc. at room temperature. Check these values to determine power dissipation in the circuit, small signal transistor parameters etc. (b) Find the Gain and 3-dB bandwidth from the AC simulations. Estimate the frequency band over which the circuit is predominantly memoryless from this analysis. 1

Vdd = 1.8V

1pF
Vdd

RD1 =500

Vout Iref (100uA) 10 k M1

W=5u L=0.18u NF=2

10 pF 3.25k

W=5u L=0.18u NF=26 1nF Rs =50 Vs RF Source

Rb=250

Figure 3: Amplier for Problem 3. (c) Find the input and output impedances of the amplier using AC analysis. (d) Find the AIIP 3 and IIP 3 of the amplier assuming 50 system impedance using 2-tone test method (using transient or periodic steady state analysis followed by spectral analysis) in the frequency range in which the circuit is predominantly memoryless. (e) Using a large signal, nd a frequency at which the output response visually indicates a non-linear dynamic behaviour. (f) Using another replica circuit and dierential inputs, show that the system is able to reject 2nd harmonic distortion.

Das könnte Ihnen auch gefallen