Sie sind auf Seite 1von 3

uP2201

Architecture:
8 Bit ALU 64 8-bit Data Registers(R0-R63) Data Bus => d0-7 (f0-5) => 64 Operations AR Address Register AS -Address Select DR Data Register A0-5 Address Line SR- Shift Register L0-7 Status or Flag lines

Instruction Set:
MOV Rx-> Ry MVI (Rx)-> Ry MVI Rx-> (Ry) LD D0-7,Rx AND OR XOR ADD ADC If Lx=1 Jump xxxx If Lx=0 Jump xxxx CMP Rx,Ry INC Rx DEC Rx Lshift0 Rx Rshift0 Rx Lshift1 Rx Rshift1 Rx SUB SBB NOT : Move any Rx to any Ry. : Move register pointed by value of Rx to Ry. : Move register Rx to a register pointed by value in Ry. :Load immediate any 8-bit value in to any Rx. : Performs bit wise AND operation between R0 and R1 and stores the result in R2. : Performs bit wise OR operation between R0 and R1 and stores the result in R2. : Performs bit wise XOR operation between R0 and R1 and stores the result in R2. : R2=R0 plus R1. L0 stores the carry. : Add R0, R1 and L0 values and store it in R2. L0 stores the carry. : If any Lx flag is equal to one then jump to instruction line xxxx. : If any Lx flag is equal to zero then jump to instruction line xxxx. : Is RxRy; If true, L3=1 else L3=0. : Increment any Rx register. L0 is set if the operation results in overflow. : Decrement any Rx register. L0 is set if the operation results in underflow. : Left shift the data in any Rx register with zero. L1 stores the bit which is shifted out. : Right shift the data in any Rx register with zero. L1 stores the bit which is shifted out. : Left shift the data in any Rx register with one. L1 stores the bit which is shifted out. : Right shift the data in any Rx register with one. L1 stores the bit which is shifted out. : R2=R0 minus R1. L0 is set if borrow is resulted. : R2=R0 minus (R1+L0 [previous borrow]). L0 is set if borrow is resulted. : Performs bit wise NOT operation on R0 and Stores the result in R2.

Flags: L0 L1 L2 L3 : Carry/Borrow/Overflow/underflow. : Shifted out bit. : is set if any ALU operation results in Zero : If result of compare is true then L3 is set to 1, If result of compare is false then L3 is set to 0.

Sample instructions and control signals: Instruction


MOV R38-> R1 MOVI (R38)-> R1 Wr 0 1 0 0 1 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Rd 1 0 1 1 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 AI 0 1 0 1 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 A0-5 010110 000001 010110 X 000001 010110 X 000001 X X 000101 X X X X X X X X X X X X X X X X X LD 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D0-7 X X X X X X X X X 11010110 X X X X X X X X X X X X X X X X X X F0-5 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000001 000010 000011 000100 000101 000000 000000 000110 000111 001000 001001 001010 001011 001100 001101 001110 001111

MOVI R1-> (R38)

LD D0-7,R5 AND OR XOR ADD ADC If Lx=1 Jump xxxx If Lx=0 Jump xxxx CMP INC Rx DEC Rx Lshift0 Rx Rshift0 Rx Lshift1 Rx Rshift1 Rx SUB SBB NOT

Das könnte Ihnen auch gefallen