28 views

Uploaded by Brock

- Final Report 6301 Fa16 Markyang
- AN2989
- Doc1
- Bel_16_ADC and DAC
- Voltage Comparator Information and Circuits
- s7 200
- Mc1455-d Timer Ic
- Digital Combination Lock
- Datasheet Svs CF 285U
- Advances_in_Solid_State.pdf
- Low Cost AD Converter.pdf
- Fo 2611711176
- Tang 2010
- Temperature Logging Circuit
- Chiu
- Basic Op-Amp Circuits
- Final
- Datasheet (2)
- Analysis of Dynamic Latched Comparator with Reduced Delay and Energy for High Speed ADCs
- BE3-25A

You are on page 1of 4

Group Number:

EXPERIMENT 2

ANALOG TO DIGITAL CONVERTER (ADC)

Objectives

1. Learn how to design an ADC circuit that converts analog input signals to corresponding binary output values. 2. Build, test, and troubleshoot an ADC circuit using Spice. 3. Hardwire the ADC circuit of objective 1 and compare the measurements of the hardwired circuit with the measurements obtained using Spice.

Equipment Required

Components 1*ADC08 1*10uF-POL 1*10Kohm resistance 1*10Kohm potentiometer 8*220ohm resistance 8*LED

Background Information

In many applications, ADCs and DACs are used together to provide a digital interface to an analog world. Many ADC techniques are currently employed in industry; Parallel converter or Flash converter, Dual-Slope converter, Successive-Approximation converter are most widely used. 1. Parallel converter or Flash converter uses many comparators connected in parallel, each with a different reference voltage. The outputs of these comparators are then input into a priority encoder. This encoder provides a binary output based on which comparator outputs are high and which are low. The number of bits the flash ADC accommodates determines the number of comparators used. e.g., an 8-bit flash ADC would require 28 1 = 255 comparators to implement the 8-

bits. Therefore, while flash ADCs are the fastest converters, but they are limited in the number of bits they can accommodate. Generally, flash converters are limited to 4-bit up through 10-bit digital output resolutions. 2. Dual-Slope converter this type of converter uses an op-amp integrator, comparator, digital control circuits, and digital clock circuits, along with a counter to generate the binary or BCD value from an analog source signal. The fundamental idea is to switch the integrator input in a synchronized fashion between the analog signal to be converted and a known reference voltage (a negative voltage).This enables both charging and discharging of the integration capacitor at a constant rate. When the integration capacitor charges to a specific level, it triggers the comparator. The comparator then triggers both discharging of the integrator capacitor and a counter that is used to count during the capacitors discharge cycle. The value of the count is the amplitude of the analog input signal. This count value is then converted to a binary or BCD value and made available at the latch outputs of the ADC. Although the part count and circuit complexity for the dualslope converter is much less than that of the flash converter, the dual-slope converter is considerably slower due to the charge and discharge times required for its integrating capacitor. 3. Successive-Approximation converter this type of converter employs the use of a DAC and a successive approximation register (SAR), along with control logic circuits, latch and output drivers to perform its ADC operations. Initially, all binary or BCD bits in the successive approximation register are set to zero. Once the conversion starts, the MSB is set to 1 and the bits (e.g., 10000000 for an 8-bit converter) are then fed, in a parallel fashion, into the DAC input, where the binary or BCD value is converted by the DAC into a reference voltage. This reference voltage is then fed into a comparator input where it is compared with the analog input signal. If the analog input signal is greater than the DAC derived reference voltage, the MSB is left as a 1 in the SAR; otherwise, it is set to 0. Then, this new binary value is shifted out to the DAC where a new reference voltage is generated and compared with the analog input signal. This function essentially provides a means of performing a binary search on the analog input voltage level. This cycle continues until all binary bit values, from the MSB to the LSB, in the SAR have been set accordingly. Finally, the value is shifted out from the SAR into latch and output drivers to be made available outside of the ADC. Most of the off-the-shelf ADC ICs incorporate the SAR type converter.

Preliminary Work

Design an 8-bit ADC circuit that utilizes LEDs to indicate its binary output value. Use a reference voltage of 2.5V to 5 VDC. Design the circuit such that it will continually update its binary output for a changing analog input signal. Design the circuit to accommodate positive voltage (unipolar) operation only.

(Hint: Use two 1Kohm potantiometer, 1ADC, 2 kHz 5Volt square wave, 5volt DC and LEDs for output)

Experimental Procedure:

1. Build the circuit indicated in Figure 1 using a breadboard and actual components. Refer to the National ADC0804 data sheet for pin function descriptions.

2. Adjust R10 until Vin (pin 6) is equal to 0V. 3. Complete the following table of ADC binary output values for given voltage input values.

Figure 1.ADC

Table 1

Conclusion

After completing the ADC circuit implementation in both PSPice and hardwiring, what are your conclusions? What similarities do the hardwired circuit and the circuit simulation share? What major differences did you notice between the two?

- Final Report 6301 Fa16 MarkyangUploaded byYuechen Yang
- AN2989Uploaded bykakaderakesh
- Doc1Uploaded byjerry_jed
- Bel_16_ADC and DACUploaded byBharavi K S
- Voltage Comparator Information and CircuitsUploaded bymstgofco
- s7 200Uploaded byanh tu
- Mc1455-d Timer IcUploaded byDecker James
- Digital Combination LockUploaded byVikas Kumar
- Datasheet Svs CF 285UUploaded byDr-Smriti Garg
- Advances_in_Solid_State.pdfUploaded byz987456321
- Low Cost AD Converter.pdfUploaded bymike_helpline
- Fo 2611711176Uploaded byAnonymous 7VPPkWS8O
- Tang 2010Uploaded bySunil Pandey
- Temperature Logging CircuitUploaded byShuja Khan
- ChiuUploaded byMuhammad Naeem
- Basic Op-Amp CircuitsUploaded byNuman khan
- FinalUploaded byShreya Shekar
- Datasheet (2)Uploaded byAbhishek Chaudhary
- Analysis of Dynamic Latched Comparator with Reduced Delay and Energy for High Speed ADCsUploaded byantonytechno
- BE3-25AUploaded byJulio Perez Rodriguez
- JerryUploaded byGaurav Brahmbhatt
- da00-numicronuc130enc1Uploaded byHardian Syaputra
- ElectricUploaded byM.T. Kadam
- Datasheet 4Uploaded byhoang_tuan
- adc0803-04Uploaded byZola Zumi
- slaa517e.pdfUploaded byjelealg
- Alto AComp Compressor Service ManualUploaded bygustavo
- 214 Lab 4 ManualUploaded byAllie June
- Experiment 2-Group BT09Uploaded byCharandeep Parisineti
- automated irrigation systemUploaded byNaeem Gul

- Arduino Duemilanove (Arduino.cc)Uploaded bytommy_84_mail5328
- Unit_VI_and_unit_VIII.pdfUploaded bykarthiha12
- Upkar General Ability TestUploaded byjeravi84
- Analysis of pole-mounted MVLV transformer grounding.pdfUploaded byarieldimacali
- ±äÑ¹Æ÷Éè¼Æ£¨Ó¢£©Uploaded byRachel Rowland
- Measuring TransducersUploaded byJordan Citizen
- Vahid Ebadat Presentation Static Hazards Istanbul 10-24-2015 01Uploaded byEkopribadi
- LED DriversUploaded byifmatos
- Auto Shut OffUploaded byJuan Manuel Han Mac
- BB204BUploaded byeastboundplay
- Amplificador 25w a 500wUploaded byVictor Reyes
- LM1269Uploaded byZulianto Zulazuli
- 07_comparators_Johns & Martin SlidesUploaded byYuvraaj Kumar Singh
- MAX038Uploaded byfabirzn
- Lafayette 1968 SummerUploaded byshirtquitters
- Development of Dual Axis Solar TRACKER SystemUploaded byInternational Journal for Scientific Research and Development - IJSRD
- Dynamic Logic CircuitsUploaded bybirla_s
- Ch 11 batteries.pptUploaded byOsman Arshad
- Sistema de Control Transporte Mina Los Pelambres. José Rodríguez, Jorge Pontt, Gerardo Alzamora, Ottomar Einenkel y Alejandro Weinstein .pdfUploaded byNicolas Silva Santibañez
- Arm CortexUploaded bysandeepbhalla
- ECA Lecture 3Uploaded byMuhammad Faseeh
- 001-84868_AN84868_Configuring_an_FPGA_over_USB_Using_Cypress_EZ-USB_FX3.pdfUploaded byjcfermosell
- Crystal Fibre_supercontinum Application NoteUploaded byAngeles Alfaro
- ContentsUploaded byPrarthana_Sharma6398
- 5282a29e41bb37.61147378Uploaded byCharles Callahan
- Mwe Lab Instruction Manual New FinalUploaded bykalyan chakravarthy
- 2. PAM newUploaded byGaurav Kumar Goyal
- STNE-2.1Uploaded byRoshan Raju
- STM32 Interrupt modelUploaded bysuresh_bhudur
- New Approach 237Uploaded byrajesh_d84