Sie sind auf Seite 1von 7

24 th 2014

0.25µm

0.25µm

F ile New Library

F ile New Cellview

Add Instance

Design Check and Save

T ools Analog Environment Simulation Netlist Create F inal F ile Save As

Design Create Cell view F rom Cell view

Design → Create Cell view → F rom Cell view • Add → Shape • F

Add Shape

F rom Cell view • Add → Shape • F ile → New → Cell view

F ile New Cell view

NCSU T echLib tsmc03d nmos layout

• •

• •

• NCSU techLib tsmc 03 d → ntap → layout •

NCSU techLib tsmc03d ntap layout

• NCSU techLib tsmc 03 d → ntap → layout •

• NCSU T echLib tsmc 03 d → M 1 − P oly → layout

NCSU T echLib tsmc03d M 1 P oly layout

NCSU T echLib tsmc 03 d → M 1 − P oly → layout • Create

Create P in

V erify DRC

V erify Extract Set Switches Extract P arasitics Caps

T ools Analog Environment Simulations Netlist Create F inal

25 th