Beruflich Dokumente
Kultur Dokumente
I.
INTRODUCTION
Analog-to-digital converters (ADCs) are the key design
blocks in mixed-signal chip design since ADC is an interface
between the digital signal processing systems and the analog
world [1]. With the rapid scaling of CMOS process, more and
more signal-processing functions are implemented in the
digital domain for a lower cost, lower power consumption,
higher yield, and higher re-configurability.
Digital design methodology have proven to be successful
due to the fact that logic circuits may be accurately simulated
with a high degree of abstraction, and from that transistor
implementation may be automatically synthesized using a
library of leaf cells, which are placed and routed
automatically [2]. However, these advantages are difficult to
transfer to analog and mixed signal design. One of the main
reason is that analog design automation is far beyond the
digital one, due to the inherent complexity of analog systems
[3]. The general belief is that behavioral modeling overly
simplifies the complexities of analog circuit operation
thought to be necessary to validate its operation.
To increase innovation in analog and mixed-signal design,
very often, a new concept or architecture is needed to be
proven first at the early stage of the design process far before
the transistor implementation. High descriptive behavioral
models are required to reliably simulate and verify complex
analog systems, thus saving silicon iterations and make all
the difference in timely arrival to market.
absrat
incorporate
methe
ase on mor
and
378
reuse
siii
2xRe'due
--
Aip1if;
D/A
MDAC
_______
1.5b
B.
Analog
Input SEA
Stage
Stage 6
2bitFlash
/1.5b
2b
Vin
Fine
Quantizer
Coarse Quantizer
F3i
DC
AnAog \
.HA--- 1-------
-/L
FneQuantilzr
StagI- Stag22
.5b
3b
A Stage6
/l.b
DigitalEfofCoffioig
Dit t D EllDrD[fsbbOll
8z
ltpl t
379
+Vref
R
Coarse
__$ >
<>
R;
R' ,
R
'R
Quantizr
Reference
Ladder_
Comparator
outputs
>
Logic
Block
1\
_v
shown in Fig. 5.
3-bi
MSBschrtezd
by
Corection
bit-sync, Q
Dig a
Encoder
ROM
380
-Vref
From
IIn=0.46MHz[1]
20
fs=lOOMHz
O
(SNDR= 7.43-146.56dB
Aln
EENOB =
-20
N
SFDR=69.9dB
z -40-
z-60
+ -60
-80
'\I
U)
-100
lo'
l120
105
10,
Frequency[Hz]
107
lo
IV.
CONCLUSION
This
feasibility of
test the thefeasibility
of a novel
novel 8-bit
8-bit IOOMSample/s
1OOMSample/s
subranging pipelined ADC before circuit design is carried.
test
REFERENCES
T. N. Andersen, B. Hernes, A. Briskemyr, F. Telsto, J. Bjornsen, T.
1995.
of166-172,
[11] J. Doernberg, P. R. Gray, andD. A. Hodges, "A 10-bit 5-Msample/s
of a surangin
pipelied ADCwas
Of a subranging
ADC was disussed.The
discussed. The abiity
ability of
pipelinRed
was
[12]
[13]
1992.
It358,
[14] J. Doernberg, H.-S. Lee, and D. A. Hodges, "Full-speed testing of
820-827,1984
ACKNOWLEDGMENT
381