Floorplan Control Parameters ~ VLSI Basics And Interview Questions

VLSI Basics And Interview Questions

This Blog is created for Basic VLSI Interview Questions. This content is purely VLSI Basics.

Floorplan Control Parameters

The following are the Control Parameters during Floorplan
1. Aspect Ratio:
Core Utilization
Aspect ratio (H/W)
Row/Core ratio
2.Width and Height:
Width
Height
Row/Core ratio

Get this

file:///C|/Users/COMSOL/Desktop/Floorplan%20Control%20Parameters.htm[7/17/2014 7:06:55 AM]

Floorplan Control Parameters ~ VLSI Basics And Interview Questions

1. Aspect Ratio (Ar):

Aspect ratio is the ratio between vertical routing resources to horizontal routing
resources. If you specify a ratio of 1.00, the height and width are the same and
therefore the core is a square. If you specify a ratio of 3.00, the height is three times
the width.
Aspect Ratio(Ar) = Horizontal routing resource
(H)/Vertical routing resource (V)
Core Utilization (Cu): It indicates the amount of core area used for cell
placement. The number is calculated as a ratio of the total cell area (for hard macros
and standard cells or soft macro cells) to the core area. A core utilization of 0.8, for
example, means that 80% of the core area is used for cell placement and 20 percent
is available for routing.
Core Utilization(Cu) = Standard Cell area/(Row area + Channel
area)
Row to Core Ratio (Rcr): It indicates the amount of channel space to provide
for routing between the cell rows. The smaller the number, the more space is left for
routing. A value of 1.0 leaves no routing channel space.
Rcr = Row area / Core area (H x V)

file:///C|/Users/COMSOL/Desktop/Floorplan%20Control%20Parameters.htm[7/17/2014 7:06:55 AM]

Floorplan Control Parameters ~ VLSI Basics And Interview Questions

Total utilization T(F) of floorplan F is derived using the following equation:

T(F) = (A(m) + A(p) + A(s) ) / A
where A(m) = Area occupied by macros
A(p) = Area occupied by Pads/ Pad fillers
A(s) = Area occupied by Standard Cells
Cell row utilization C(F) of floorplan F is approximated using the following
equation:
C(F) = A(s) / A(R union(B, E, m, p))
Where R= All cell rows
B= All placement blockages
E= Exclusive Regions

Now Android Application available, Click here to download it

+1 Recommend this on Google

07:22
KHADAR BASHA
NO COMMENTS

Related Posts:

file:///C|/Users/COMSOL/Desktop/Floorplan%20Control%20Parameters.htm[7/17/2014 7:06:55 AM]

Floorplan Control Parameters ~ VLSI Basics And Interview Questions

Blockages and Halos

BLOCKAGES: Blockages are specific locations where placing of cells are prevented
or blocked. These act as guidelines for placing std cells in the design. Blockages will
not be guiding the placement tool to place std cell a Read More
Different cells used for Low Power Design - Power management
Techniques
Level Shifters, Isolation Cells, Retention Registers, Power Switches, Always on Cells
Level Shifters: Level Shifters are used in multi voltage design in which more than one voltage
supply used. Consider In your design Read More
IR Drop Analysis Interview Questions
IR Drop Analysis Interview Questions 1. What is IR Drop Analysis? A. The power
supply in the chip is distributed uniformly through metal layers (Vdd and Vss) across
the

design. These metal layers have finite Read More

Static Timing Analysis (STA) Interview Questions
Static Timing Analysis Interview Questions Static Timing Analysis plays major role in
physical design(PD) flow. It checks the design whether it is working properly at

specified operating frequency by checking the Timi Read More

High Fanout Net Synthesis (HFNS)
High Fan-out Net Synthesis Before going to discuss about we have to know the
basic terminology like What is Fanout? What are High Fanout Nets (HFN)? Why we
are going for High Fanout Net Synthesis (HFNS)? What is fanout? Read More

Newer Post

Older Post

Home

Insurance Company

India Travel

Clock

Internet Marketing

Performance Management

Download open office

Internet Marketer

Clocking

Writing a business plan

file:///C|/Users/COMSOL/Desktop/Floorplan%20Control%20Parameters.htm[7/17/2014 7:06:55 AM]

Floorplan Control Parameters ~ VLSI Basics And Interview Questions

0 comments:

Post a Comment

Comment as:

Publish

Preview

Notify me

Popular Posts
Static Timing Analysis (STA) Interview Questions
Static Timing Analysis Interview Questions Static Timing Analysis plays major role in physical
design(PD) flow. It checks the design...
IR Drop Analysis
What is IR Drop Analysis? How it effects the timing? The power supply in the chip is distributed
uniformly through metal layers (Vdd a...
Physical Design (PD) Interview Questions - Floorplanning
1. What is floorplaning?

A. Floor planing is the process of placing Blocks/Macros in the chip/core

area, thereby determining ...

Clock Tree Synthesis (CTS) - Overview
Clock Tree Synthesis Clock Tree Synthesis (CTS) is the process of inserting buffers/inverters along
the clock paths of the ASIC design to...

file:///C|/Users/COMSOL/Desktop/Floorplan%20Control%20Parameters.htm[7/17/2014 7:06:55 AM]

Floorplan Control Parameters ~ VLSI Basics And Interview Questions

Low Power Design

Power Planning: Power is limiting factor affection performance and features in most important
products. When you decided to buy a mobile,...
IR Drop Analysis Interview Questions
IR Drop Analysis Interview Questions 1. What is IR Drop Analysis? A. The power supply in the chip is
distributed uniformly through met...
Static Timing Analysis (STA) Overview
Timing Analysis: Timing Analysis is a method of validating the timing performance of a design. i.e.
How fast the design is going to oper...
Physical Design Flow
Physical Design Flow: The design flow of the physical implementation is mentioned above in the
figure. The physical design stag...
Basic Terminology in Physical Design
Design: A circuit that performs one or more logical functions. Cell: An instance of a design or library
primitive within a design. P...
Power Planning - Power Network Synthesis (PNS)
Power Planning - Power Network Synthesis (PNS) In ICC Design Planning flow, Power Network
Synthesis creates macro power rings, creates th...

Blog Archive
2014 (5)
2013 (21)
December (2)
October (6)
September (2)
August (4)
July (6)
Understanding of Setup and Hold Time violation usi...
file:///C|/Users/COMSOL/Desktop/Floorplan%20Control%20Parameters.htm[7/17/2014 7:06:55 AM]

Floorplan Control Parameters ~ VLSI Basics And Interview Questions

Macro Placement
Static Timing Analysis (STA) Overview
Floorplan Control Parameters
Floorplanning
Physical Design Flow
March (1)

Recent Posts

Definition List

Text Widget

Pages
Home
Site Index - Content
VLSI Interview Questions
file:///C|/Users/COMSOL/Desktop/Floorplan%20Control%20Parameters.htm[7/17/2014 7:06:55 AM]

Floorplan Control Parameters ~ VLSI Basics And Interview Questions

VLSI Video Tutorials

VLSI Books
About Us - Contact Us

Total Pageviews

42766

Copyright @ VLSI Basics Team . Powered by Blogger.

Physical Design Tutorials

file:///C|/Users/COMSOL/Desktop/Floorplan%20Control%20Parameters.htm[7/17/2014 7:06:55 AM]

Floorplan Control Parameters ~ VLSI Basics And Interview Questions

Follow by Email
Submit

Contributors
vlsi.projectguru
khadar basha
VLSI Basics Team

+1
+1 Recommend this on Google

Follow us on Twitter Now

Follow @VLSIBasics

4 followers

Search This Blog

file:///C|/Users/COMSOL/Desktop/Floorplan%20Control%20Parameters.htm[7/17/2014 7:06:55 AM]

Floorplan Control Parameters ~ VLSI Basics And Interview Questions

Search

Infolinks Text Ads

Subscribe To
Posts
Comments

COPYRIGHT 20142014 VLSI BASICS AND INTERVIEW QUESTIONS | POWERED BY

BLOGGER
DESIGN BY AUTOMATTIC | BLOGGER THEME BY NEWBLOGGERTHEMES.COM

file:///C|/Users/COMSOL/Desktop/Floorplan%20Control%20Parameters.htm[7/17/2014 7:06:55 AM]