Beruflich Dokumente
Kultur Dokumente
3 MARCH 2003
496
PAPER
1.
Introduction
Fig. 1
YANG et al.: A NEW DYNAMIC D-FLIP-FLOP AIMING AT GLITCH AND CHARGE SHARING FREE
497
(a) D = 0, clk = 0 1: Qb 1
Fig. 3
(b) D = 1, clk = 0 1: Qb 0
Fig. 2
Fig. 4
498
Fig. 6
Fig. 7
Figure 5 shows the simulation result of the toggleip-op. As shown in Fig. 5(a), when the frequency of
2-GHz is applied to clk, the toggle operation is not performed because of the long discharging time of the node
y2 . In Fig. 5(b), however, the ip-op shows the proper
toggle operation under the suciently high frequency of
3-GHz because the discharging time of y2 is small. As
a result, in the low frequency the edge-triggering characteristic of the ip-op gets worse and the reliability
degrades. The toggle-ip-op in Fig. 4 operates properly above 2.5-GHz when it is designed using 0.25-m
CMOS technology. Though the ip-op violating the
edge-triggering feature can be used as a component of a
divide-by-4/5 synchronous counter in a high-frequency
dual-modulus prescaler, it cannot be used as a ip-op
alone [7][10]. The edge-triggering characteristics are
very important for reliable operation.
2.2 Huangs D-Flip-Flop
Huang proposed a D-ip-op circuit shown in Fig. 6
aiming at the elimination of glitches as shown in Fig. 3
[4][6]. To alleviate the charge sharing, the small size
transistor MN5 prevents y1 from rising when D changes
high to low during clk high. MN5 and the inverter
INV1 make a pull-down path of y1 as follows. If D
changes high to low during clk = 1, n1 and y1 share
their charges. That is, y1 would rise up, but the output
YANG et al.: A NEW DYNAMIC D-FLIP-FLOP AIMING AT GLITCH AND CHARGE SHARING FREE
499
Fig. 9
Fig. 10
500
(a) D = 0, clk = 0 1: Qb 1
Fig. 12
Fig. 10.
(1)
(b) D = 1, clk = 0 1: Qb 0
Fig. 11 Operations and signal paths of the proposed
D-ip-op.
(3)
(2)
Cy2 V DD
V DD
=
Cy2 + Cn1
1 + Cn1 /Cy2
(4)
YANG et al.: A NEW DYNAMIC D-FLIP-FLOP AIMING AT GLITCH AND CHARGE SHARING FREE
501
4.
To evaluate the performance of the proposed D-ipop, a divide-by-16 asynchronous counter and a dualmodulus divide-by-128/129 prescaler have been designed. Huangs general purpose D-ip-ops [6] of
Fig. 6 and Yuan/ Svensson D-ip-ops [2], [11] of Fig. 13
are used to build an asynchronous counter and a
prescaler for the performance comparison. The circuits
have been resized in 0.25-m technology. Figure 14
and Fig. 15 show the transistor sizing and the layout for
the three D-ip-ops, respectively. The proposed ipop occupies almost the same area as Yuan/Svenssons
ip-op and about 23% less area than Huangs ipop. Yuan/Svensson ip-op operates at the highest
frequency among the three ip-ops. The proposed ipop shows the lowest power consumption, the medium
speed, and the medium power-delay product (PDP).
The maximum operating frequency and the PDP of
the proposed circuit is slightly degraded from stacking three PMOS transistors, MPS1, MP1, and MPS2
as shown in Fig. 10. The lowest power consumption
is achieved by merging of the pull-up and pull-down
transistors. The proposed ip-op in Fig. 10 can be
also obtained by connecting the sources of MP1 and
MN3 to the nodes y2 and n2 in Fig. 13(a), respectively.
Table 1 summarizes the comparison of the number of
transistors and the layout area for three D-ip-ops.
502
Table 1
Fig. 16
counter.
circuit for an apparent comparison. At the supply voltage of 2.5-V, the maximum operating frequencies of the
proposed circuit, Huangs circuit, and Yuan/Svenssons
circuit are 4.06-GHz, 3.07-GHz, and 4.85-GHz, respectively. The power-delay products of them at the maximum frequency of Huangs counter (i.e., at the frequency of 3.07-GHz) are 3.113-pJ, 4.284-pJ, and 2.744pJ, respectively. The performance of the proposed circuits is better than that of Huangs circuits in the operating frequency and the power-delay product. At
the frequency of higher than 3-GHz, Huangs ip-op
in Fig. 6 suers from the speed degradation since the
added inverter, INV1, fails to follow the input frequency.
To nd out the eect of the supply voltage and
the device size on the divide-by-16 counter, simulations
have been performed scanning the supply voltage and
the device size. Table 2 shows the working transistor
dimensions of the proposed D-ip-op, where the scale
factor Sf is used to change the transistor width. For
convenience, the parasitic capacitances of each transistors source/drain are calculated with the transistor width and the source/drain length without sharing
source/drain areas with the adjacent transistors.
As shown in Fig. 18, the supply voltage has been
considered from 1.0 to 3.5-V and Sf from 0.2 to 2.0.
The counter operates up to 4.06-GHz with Sf of 1.0.
As the supply voltage and Sf are increased, the maximum operating frequency is gradually increased and
nally saturated as shown in Fig. 18(a). The operating
frequency saturation at high Sf is due to the increase
of the parasitic capacitances. The power consumption
illustrated in Fig. 18(b) shows that the power consumption plane becomes steeper along the supply voltage
and the scale factor increase. The optimum values of
YANG et al.: A NEW DYNAMIC D-FLIP-FLOP AIMING AT GLITCH AND CHARGE SHARING FREE
503
The block diagram of the dual-modulus divide-by128/129 (64/65) prescaler is shown in Fig. 20. The
dual-modulus prescaler has two counters: a divideby-4/5 synchronous counter and a divide-by-32 asynchronous counter. As the output signal of the divideby-4/5 counter, fso in Fig. 20, is connected to the clock
input of the divide-by-32 counter, the prescaler can divide the main clock signal by 128 or 129. The divideby-4/5 counter is the only part operating at the maximum frequency determining the overall speed of the
prescaler [5]. As several logic gates are inserted between the ip-ops to get a proper operation of the
prescaler, the speed degradation is unavoidable due to
the propagation delay.
The select signal chooses the division ratio of the
prescaler between 64/65 and 128/129. When the select is low, the last toggle ip-op in the asynchronous
counter is bypassed and the prescaler operates as a
504
Conclusions
The authors would like to thank Hynix Semiconductor and Integrated Circuit Design Education Center
(IDEC) for the signicant support to fabricate the test
chip as well as the reviewers for their valuable comments.
References
YANG et al.: A NEW DYNAMIC D-FLIP-FLOP AIMING AT GLITCH AND CHARGE SHARING FREE
505
Sung-Hyun Yang
received the B.S.
and M.S. degrees in Computer and Communication Engineering from Chungbuk
National University, Cheongju, Korea in
1999 and 2001, respectively. He is currently pursuing the Ph.D. degree in Computer and Communication Engineering at
the Chungbuk National University, Korea.
His research interests are highspeed and low-power circuit, CMOS active pixel image sensor, analog-to-digital
conversion, and continuous-time lter designs.
Younggap You
received the B.S. degree in Electronic Engineering from the
Sogang Jesuit University, Seoul, Korea
and the M.S. and Ph.D. degrees in Electrical Engineering from the University of
Michigan, Ann Arbor, U.S.A., in 1981
and 1986, respectively. From 1975 to
1979, he was with the Agency for Defense Development, Korea, where he was
involved in high speed digital design. He
worked as a principal engineer at LG
Semiconductor, inc., Seoul, Korea, form 1986 to 1988. He is
currently a Professor in Dept. of Computer and Communication
Engineering at Chungbuk National University, Cheongju, Korea.
His research interests are fault tolerant computing, computer architecture, cryptography, cellular system design, and frequency
synthesis technology.
Kyoung-Rok Cho
received the B.S.
degree in Electronic Engineering from
Kyoungpook National University, Taegu,
Korea in 1977, and M.S. and Ph.D. degrees in Electrical Engineering from the
University of Tokyo, Tokyo, Japan, in
1989 and 1992, respectively. From 1979
to 1986, he was with TV research center of Gold Star Company in Korea. He
is currently a Professor in Dept. of Computer and Communication Eng. of Chungbuk National University, Korea, since August 1992. His research
interests are in the eld of high-speed and low-power circuit design, and ASIC design for communication system. From 1999
to 2000, he was a visiting scholar at Oregon State University,
OR. He is a member of Institute of Electrical and Electronics
Engineer (IEEE), and Korea Institute Tele-communication Electronics (KITE).