VND830ASP-E

Double channel high-side solid state relay

Features
Type

RDS(on)

IOUT

VCC

VND830ASP-E

60 m

6 A(1)

36 V(1)

10

1. Per channel

PowerSO-10

ECOPACK: lead free and RoHS compliant

Automotive Grade: compliance with AEC

guidelines

Description

Very low standby current

CMOS compatible input

Proportional load current sense

Current sense disable

Thermal shutdown protection and diagnosis

Undervoltage shutdown

The VND830ASP-E is a monolithic device made

using STMicroelectronics VIPower M0-3
technology. It is intended for driving any kind of
load with one side connected to ground. Active
VCC pin voltage clamp protects the device against
low energy spikes (see ISO7637 transient
compatibility table).

Overvoltage clamp

Load current limitation

This device has two channels in high-side

configuration; each channel has an analog sense
output on which the sensing current is
proportional (according to a known ratio) to the
corresponding load current.
Built-in thermal shutdown and outputs current
limitation protect the chip from overtemperature
and short circuit. Device turns-off in case of
ground pin disconnections.

Table 1.

Device summary
Order codes
Package
Power-SO-10

September 2013

Tube

Tape and reel

VND830ASP-E

VND830ASPTR-E

Doc ID 17605 Rev 2

1/27
www.st.com

Contents

VND830ASP-E

Contents
1

Block diagram and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

2.1

Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

2.2

Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

2.3

Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

2.4

Electrical characteristics curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Application information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
3.1

2/27

3.1.1

Solution 1: resistor in the ground line (RGND only) . . . . . . . . . . . . . . . . 17

3.1.2

Solution 2: diode (DGND) in the ground line . . . . . . . . . . . . . . . . . . . . . 18

3.2

Load dump protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

3.3

MCU I/Os protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

3.4

PowerSO-10 maximum demagnetization energy (VCC = 13.5 V) . . . . . . . 19

Package and PCB thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

4.1

GND protection network against reverse battery . . . . . . . . . . . . . . . . . . . 17

PowerSO-10 thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Package and packing information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

5.1

ECOPACK packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

5.2

PowerSO-10 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

5.3

PowerSO-10 packing information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

Doc ID 17605 Rev 2

VND830ASP-E

List of tables

List of tables
Table 1.
Table 2.
Table 3.
Table 4.
Table 5.
Table 6.
Table 7.
Table 8.
Table 9.
Table 10.
Table 11.
Table 12.
Table 13.
Table 14.
Table 15.
Table 16.

Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Thermal data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Switching (VCC = 13 V) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Logic input (channel 1, 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
VCC - output diode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Current sense . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Truth table (per each channel) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Electrical transient requirements on VCC pin (part 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Electrical transient requirements on VCC pin (part 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Electrical transient requirements on VCC pin (part 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Thermal parameter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
PowerSO-10 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

Doc ID 17605 Rev 2

3/27

List of figures

VND830ASP-E

List of figures
Figure 1.
Figure 2.
Figure 3.
Figure 4.
Figure 5.
Figure 6.
Figure 7.
Figure 8.
Figure 9.
Figure 10.
Figure 11.
Figure 12.
Figure 13.
Figure 14.
Figure 15.
Figure 16.
Figure 17.
Figure 18.
Figure 19.
Figure 20.
Figure 21.
Figure 22.
Figure 23.
Figure 24.
Figure 25.
Figure 26.
Figure 27.

4/27

Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Configuration diagram (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Current and voltage conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Switching characteristics (resistive load RL= 6.5 ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
IOUT/ISENSE versus IOUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Off-state output current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
High level input current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Input clamp voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Input high level . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Input low level . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Input hysteresis voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Overvoltage shutdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
ILIM vs Tcase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Turn-on voltage slope . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Turn-off voltage slope . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
On-state resistance vs Tcase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
On-state resistance vs VCC. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Application schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Maximum turn- off current versus load inductance(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
PowerSO-10 PC board(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Rthj-amb vs PCB copper area in open box free air condition . . . . . . . . . . . . . . . . . . . . . . . 20
PowerSO-10 thermal impedance junction ambient single pulse. . . . . . . . . . . . . . . . . . . . . 21
Thermal fitting model of a double channel HSD in PowerSO-10 . . . . . . . . . . . . . . . . . . . . 21
PowerSO-10 package dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
PowerSO-10 suggested pad layout and tube shipment (no suffix). . . . . . . . . . . . . . . . . . . 25
Tape and reel shipment (suffix TR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

Doc ID 17605 Rev 2

VND830ASP-E

Block diagram and pin description

Block diagram and pin description

Figure 1.

Block diagram

VCC

OVERVOLTAGE
VCC CLAMP

UNDERVOLTAGE
PwCLAMP 1

DRIVER 1

Vdslim1

LOGIC

IOUT1

INPUT 2

Ot1

CURRENT
SENSE 1
OUTPUT 2

ILIM2

OVERTEMP. 1
OVERTEMP. 2

Ot1

PwCLAMP 2

DRIVER 2

GND

Figure 2.

OUTPUT 1

ILIM1

INPUT 1

Vdslim2
IOUT2

Ot2

Ot2
CURRENT
SENSE 2

Configuration diagram (top view)

GROUND
INPUT 2
INPUT 1
C.SENSE1
C.SENSE2

6
7
8
9

5
4
3

10

OUTPUT 2
OUTPUT 2
N.C.
OUTPUT 1
OUTPUT 1

11
VCC

PowerSO-10

Doc ID 17605 Rev 2

5/27

Electrical specifications

VND830ASP-E

Electrical specifications
Figure 3.

Current and voltage conventions

IS
VCC

VCC
IOUT1

IIN1
INPUT1

VIN1

OUTPUT1

CURRENT SENSE 1
IIN2
INPUT2

VIN2

VOUT1

ISENSE1

OUTPUT2

CURRENT SENSE 2
GROUND

IOUT2

VSENSE1

VOUT2
ISENSE2
VSENSE2

IGND

2.1

Absolute maximum ratings

Stressing the device above the rating listed in Table 2 may cause permanent damage to the
device. These are stress ratings only and operation of the device at these or any other
conditions above those indicated in the operating sections of this specification is not implied.
Exposure to absolute maximum rating conditions for extended periods may affect device
reliability. Refer also to the STMicroelectronics sure program and other relevant quality
document.
Table 2.

Absolute maximum ratings

Symbol

Value

Unit

41

VCC

DC supply voltage

-VCC

Reverse supply voltage

-0.3

- IGND

DC reverse ground pin current

-200

mA

Internally limited

-6

+/- 10

mA

-3
+15

V
V

IOUT

Output current

IR

Reverse output current

IIN

Input current

VCSENSE

6/27

Parameter

Current sense maximum voltage

Doc ID 17605 Rev 2

VND830ASP-E

Electrical specifications

Table 2.
Symbol

Parameter

Value

Unit

VESD

Electrostatic discharge (Human Body Model:

R = 1.5 ; C = 100 pF)
INPUT
CURRENT SENSE
OUTPUT
VCC

4000
2000
5000
5000

V
V
V
V

EMAX

Maximum switching energy

(L = 1.8 mH; RL = 0 ; Vbat= 13.5 V;
Tjstart = 150 C; IL = 9 A)

100

mJ

Ptot

Power dissipation at Tc = 25 C

74

Tj

Junction operating temperature

Internally limited

Tc

Case operating temperature

-40 to 150

Storage temperature

-55 to 150

TSTG

2.2

Absolute maximum ratings (continued)

Thermal data
Table 3.
Symbol

Parameter

Rthj-case

Thermal resistance junction-case

Rthj-amb
1.

Thermal data

Thermal resistance junction-ambient

Value

Unit

1.3

C/W

51.2(1)

C/W

When mounted on a standard single sided FR-4 board with 0.5 cm2 of Cu (at least 35 m thick). Horizontal
mounting and no artificial air flow.

Doc ID 17605 Rev 2

7/27

Electrical specifications

2.3

VND830ASP-E

Electrical characteristics
Values specified in this section are for 8 V < VCC < 36 V; -40 C < Tj < 150 C, unless
otherwise specified. (Per each channel).
Table 4.

Power

Symbol

Parameter

VCC

Min.

Typ.

Max.

Unit

Operating supply voltage

5.5

13

36

VUSD

Undervoltage shutdown

5.5

VOV

Overvoltage shutdown

36

RON

On-state resistance

Vclamp

IS

Test conditions

Clamp voltage

IOUT = 2 A; Tj = 25 C

60

IOUT = 2 A; Tj = 150 C

120

48

55

Off-state; VCC = 13 V;
VIN = VOUT = 0 V

12

40

Off-state; VCC=13V;
VIN = VOUT = 0 V; Tj = 25 C

12

25

mA

50

-75

ICC = 20

Supply current

mA(1)

41

On-state; VIN = 5 V; VCC = 13 V;

IOUT = 0 A; RSENSE = 3.9 k
IL(off1)

Off-state output current

VIN = VOUT = 0 V; VCC = 36 V;

Tj = 125 C

IL(off2)

Off-state output current

VIN = 0 V; VOUT = 3.5 V

IL(off3)

Off-state output current

VIN = VOUT = 0 V; VCC = 13 V;

Tj = 125 C

IL(off4)

Off-state output current

VIN = VOUT = 0 V; VCC = 13 V;

Tj = 25 C

1. Vclamp and VOV are correlated. Typical difference is 5 V.

Table 5.
Symbol

8/27

Switching (VCC = 13 V)
Parameter

Test conditions

Min

Typ

Max Unit

td(on)

Turn-on delay time

RL = 6.5 from VIN rising edge

to VOUT = 1.3 V

30

td(off)

Turn-on delay time

RL = 6.5 from VIN falling

edge to VOUT = 11.7 V

30

(dVOUT/dt)on Turn-on voltage slope

RL = 6.5 from VOUT = 1.3 V

to VOUT = 10.4 V

See
Figure 15

V/s

(dVOUT/dt)off Turn-off voltage slope

RL = 6.5 from VOUT = 11.7 V

to VOUT = 1.3 V

See
Figure 16

V/s

Doc ID 17605 Rev 2

VND830ASP-E

Electrical specifications

Table 6.
Symbol

Logic input (channel 1, 2)

Parameter

Test conditions

VIL

Input low level voltage

IIL

Low level input current

VIH

Input high level voltage

IIH

High level input current

VI(hyst)

Input hysteresis voltage

VICL

Table 7.

Forward on voltage

TTSD
TR

1.25

V
A

3.25

V
10

0.5

Test conditions

A
V

6.8

-0.7

V
V

Min

Typ

Max

Unit

0.6

-IOUT = 2 A; Tj = 150 C

Protection
Parameter

Test conditions

DC short circuit current

VCC = 13 V

Min.

Typ.

Max.

Unit

15

15

200

5.5 V < VCC <36 V

Thermal shutdown
temperature

150

Thermal reset temperature

135

THYST

Thermal hysteresis

Vdemag

Turn-off output voltage

clamp

IOUT = 2 A; VIN = 0 V;
L = 6 mH

Output voltage drop

limitation

IOUT = 10 mA

VON

Unit

VCC - output diode

VF

Ilim

Max

IIN = -1 mA

Parameter

Symbol

Typ

VIN = 3.25 V

IIN = 1 mA

Input clamp voltage

Symbol

Table 8.

VIN = 1.25 V

Min

Doc ID 17605 Rev 2

175

C
15

VCC-41 VCC-48 VCC-55

50

mV

9/27

Electrical specifications
Table 9.
Symbol

VND830ASP-E

Current sense(1)
Parameter

Test conditions

Min

Typ

Max

Unit

K0

IOUT/ISENSE

IOUT1 or IOUT2 = 0.05 A;

VSENSE = 0.5 V; other channels
open; Tj = -40 C...150 C

600

1300

2000

K1

IOUT/ISENSE

IOUT1 or IOUT2 = 0.25 A;

VSENSE = 0.5 V; other channels
open; Tj = -40 C...150 C

1000

1400

1900

Current sense ratio drift

IOUT1 or IOUT2 = 0.25 A;

VSENSE = 0.5 V; other channels
open; Tj = -40 C...150 C

-10

IOUT/ISENSE

IOUT1 or IOUT2 = 1.6 A; VSENSE = 4 V;

other channels open; Tj = -40 C
Tj = 25 C...150 C

Current sense ratio drift

IOUT1 or IOUT2 = 1.6 A; VSENSE = 4 V;

other channels open;
Tj = -40 C...150 C

IOUT/ISENSE

IOUT1 or IOUT2 = 2.5 A; VSENSE = 4 V;

other channels open; Tj = -40 C
Tj = 25 C...150 C

Current sense ratio drift

IOUT1 or IOUT2 = 2.5 A; VSENSE = 4 V;

other channels open;
Tj = -40 C...150 C

-6

+6

VIN = 0 V; IOUT = 0 A; VSENSE = 0 V;

Tj = -40 C...150 C

VIN = 5 V; IOUT = 0 A; VSENSE = 0 V;

Tj = -40 C...150 C

10

VCC = 5.5 V; IOUT1,2 = 1.3 A;

RSENSE = 10 k

VCC > 8 V, IOUT1,2 = 2.5 A;

RSENSE = 10 k

dK1/K1

K2

dK2/K2

K3

dK3/K3

ISENSE

VSENSE

VSENSEH

Analog sense leakage

current

Max analog sense output

voltage

Sense voltage in
VCC = 13 V; RSENSE = 3.9 k
overtemperature condition

Analog sense output

VCC = 13 V; Tj > TTSD;
RVSENSEH impedance in
All channels open
overtemperature condition
tDSENSE

Current sense delay

response

to 90% ISENSE (2)

1. 9 V VCC 16 V (see Figure 4)

2. Current sense signal delay after positive input slope.
Sense pin doesnt have to be left floating.

10/27

Doc ID 17605 Rev 2

1280
1300

+10

1500
1500

-6

1280
1340

1800
1780
+6

1500
1500

1680
1600

5.5

400

500

VND830ASP-E

Electrical specifications

Figure 4.

Switching characteristics (resistive load RL= 6.5 )

VOUT
90%

80%

dVOUT/dt(off)

dVOUT/dt(on)
10%

tr

tf
t

ISENSE
90%

INPUT

tDSENSE

td(on)

td(off)

Figure 5.

IOUT/ISENSE versus IOUT

Iout/Isense
2250
2000
A

1750

1500

1250

1000
750
500
0.0

0.5

1.0

1.5

2.0

2.5

3.0

Iout [A]

A: Max, Tj = -40 C to 150 C

B: Max, Tj = 25 C to 150 C
C: Typical, Tj = -40 C to 150 C

Doc ID 17605 Rev 2

D: Min, Tj = 25 C to 150 C
E: Min, Tj = -40 C to 150 C

11/27

Electrical specifications
Table 10.

Truth table (per each channel)

Conditions

12/27

VND830ASP-E

Input

Output

Sense

Normal operation

L
H

L
H

0
Nominal

Overtemperature

L
H

L
L

0
VSENSEH

Undervoltage

L
H

L
L

0
0

Overvoltage

L
H

L
L

0
0

Short circuit to GND

L
H
H

L
L
L

Short circuit to VCC

L
H

H
H

0
< Nominal

Negative output voltage

clamp

Doc ID 17605 Rev 2

(Tj<TTSD)
(Tj>TTSD)

0
0
VSENSEH

VND830ASP-E

Electrical specifications

Table 11.

Electrical transient requirements on VCC pin (part 1)

Test levels

ISO T/R 7637/1

test pulse

II

III

IV

Delays and
impedance

-25 V

-50 V

-75 V

-100 V

2 ms, 10

+25 V

+50 V

+75 V

+100 V

0.2 ms, 10

3a

-25 V

-50 V

-100 V

-150 V

0.1 s, 50

3b

+25 V

+50 V

+75 V

+100 V

0.1 s, 50

-4 V

-5 V

-6 V

-7 V

100 ms, 0.01

+26.5 V

+46.5 V

+66.5 V

+86.5 V

400 ms, 2

Table 12.

Electrical transient requirements on VCC pin (part 2)

Test levels results

ISO T/R 7637/1

Test pulse

II

III

IV

3a

3b

Table 13.

Electrical transient requirements on VCC pin (part 3)

Class

Contents

All functions of the device are performed as designed after exposure to

disturbance.

One or more functions of the device is not performed as designed after exposure
to disturbance and cannot be returned to proper operation without replacing the
device.

Doc ID 17605 Rev 2

13/27

Electrical specifications
Figure 6.

VND830ASP-E

Waveforms

NORMAL OPERATION
INPUTn
LOAD CURRENTn
SENSEn
UNDERVOLTAGE
VCC

VUSDhyst
VUSD

INPUTn
LOAD CURRENTn
SENSEn

OVERVOLTAGE
VOV

VCC
INPUTn
LOAD CURRENTn
SENSEn

VCC < VOV

VCC > VOV

SHORT TO GROUND
INPUTn
LOAD CURRENTn
LOAD VOLTAGEn
SENSEn

SHORT TO VCC
INPUTn
LOAD VOLTAGEn
LOAD CURRENTn
SENSEn

Tj

TTSD
TR

<Nominal

<Nominal

OVERTEMPERATURE

INPUTn
LOAD CURRENTn
SENSEn

14/27

ISENSE=

Doc ID 17605 Rev 2

VSENSEH
RSENSE

VND830ASP-E

Electrical specifications

2.4

Electrical characteristics curves

Figure 7.

Off-state output current

Figure 8.

High level input current

Iih (uA)

IL(off1) (uA)

4.5

Vin=3.25V

Off state
Vcc=13V
Vin=Vout=0V

3.5

2.5

1.5
1

0
-50

-25

25

50

75

100

125

150

-50

175

-25

25

Figure 9.

50

75

100

125

150

175

Tc (C)

Tc (C)

Input clamp voltage

Figure 10. Input high level

Vih (V)

Vicl (V)

3.6

8
7.8

3.4

Iin=1mA

7.6

Vcc=13V
3.2

7.4

7.2

2.8

7
6.8

2.6

6.6

2.4
6.4

2.2

6.2
6

2
-50

-25

25

50

75

100

125

150

175

-50

-25

25

Tc (C)

Figure 11.

50

75

100

125

150

175

Tc (C)

Input low level

Figure 12. Input hysteresis voltage

Vil (V)

Vhyst (V)

2.6

1.5
1.4

2.4

Vcc=13V

Vcc=13V

1.3

2.2
1.2
2

1.1

1.8

1
0.9

1.6

0.8
1.4
0.7
1.2

0.6

0.5
-50

-25

25

50

75

100

125

150

175

Tc (C)

-50

-25

25

50

75

100

125

150

175

Tc (C)

Doc ID 17605 Rev 2

15/27

Electrical specifications

VND830ASP-E

Figure 13. Overvoltage shutdown

Figure 14. ILIM vs Tcase

Vov (V)

Ilim (A)

50

20

47.5

17.5

45

15

42.5

12.5

40

10

37.5

7.5

35

32.5

2.5

Vcc=13V

30

0
-50

-25

25

50

75

100

125

150

175

-50

-25

25

Tc (C)

50

75

100

125

150

175

150

175

Tc (C)

Figure 15. Turn-on voltage slope

Figure 16. Turn-off voltage slope

dVout/dt(on) (V/ms)

dVout/dt(off) (V/ms)

600

500
450

550

Vcc=13V
Rl=6.5Ohm

500

Vcc=13V
Rl=6.5Ohm

400
350

450

300

400

250
200

350

150
300

100

250

50
0

200
-50

-25

25

50

75

100

125

150

-50

175

-25

25

Figure 17. On-state resistance vs Tcase

75

Ron (mOhm)

100

100

90

125

Tc=150C

90

Iout=5A
Vcc=8V & 36V

80

70

Iout=5A

60

70

50

60

40

50

30

Tc=25C

40

20

Tc= -40C

30

10
0

20
-50

-25

25

50

75

100

125

150

175

Tc (C)

16/27

100

Figure 18. On-state resistance vs VCC

Ron (mOhm)

80

50

Tc (C)

Tc (C)

10

15

20

25

Vcc (V)

Doc ID 17605 Rev 2

30

35

40

VND830ASP-E

Application information

Application information
Figure 19. Application schematic
+5V

Rprot

VCC

INPUT1

Dld

Rprot

CURRENT SENSE1

Rprot

INPUT2

Rprot

CURRENT SENSE2

OUTPUT1

GND

RSENSE1

RSENSE2

VGND

RGND

OUTPUT2

DGND

3.1

GND protection network against reverse battery

3.1.1

Solution 1: resistor in the ground line (RGND only)

This can be used with any type of load.
The following is an indication on how to dimension the RGND resistor.
1.

RGND 600 mV / IS(on)max

2.

RGND (-VCC) / (-IGND)

where -IGND is the DC reverse ground pin current and can be found in the absolute
maximum rating section of the devices datasheet.
Power dissipation in RGND (when VCC < 0: during reverse battery situations) is:
PD= (-VCC)2/ RGND
This resistor can be shared amongst several different HSDs. Please note that the value of
this resistor should be calculated with formula (1) where IS(on)max becomes the sum of the
maximum on-state currents of the different devices.
Please note that if the microprocessor ground is not shared by the device ground then the
RGND produces a shift (IS(on)max * RGND) in the input thresholds and the status output
values. This shift varies depending on how many devices are ON in the case of several
high-side drivers sharing the same RGND.
If the calculated power dissipation leads to a large resistor or several devices have to share
the same resistor then ST suggests to utilize solution 2 (see Section 3.1.2).

Doc ID 17605 Rev 2

17/27

Application information

3.1.2

VND830ASP-E

Solution 2: diode (DGND) in the ground line

A resistor (RGND = 1 k) should be inserted in parallel to DGND if the device drives an
inductive load.
This small signal diode can be safely shared amongst several different HSDs. Also in this
case, the presence of the ground network produces a shift (600 mV) in the input threshold
and in the status output values if the microprocessor ground is not common to the device
ground. This shift does not vary if more than one HSD shares the same diode/resistor
network.
Series resistor in INPUT and STATUS lines are also required to prevent that, during battery
voltage transient, the current exceeds the absolute maximum rating.
Safest configuration for unused INPUT and STATUS pin is to leave them unconnected, while
unused SENSE pin has to be connected to ground pin.

3.2

Load dump protection

Dld is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds the
VCC max DC rating. The same applies if the device is subject to transients on the VCC line
that are greater than the ones shown in Table 11.

3.3

MCU I/Os protection

If a ground protection network is used and negative transient are present on the VCC line,
the control pins are pulled negative. ST suggests to insert a resistor (Rprot) in line to prevent
the microcontroller I/Os pins to latch-up.
The value of these resistors is a compromise between the leakage current of microcontroller
and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of
microcontroller I/Os.
-VCCpeak/Ilatchup Rprot (VOHC-VIH-VGND) / IIHmax
Calculation example:
For VCCpeak = -100 V and Ilatchup 20 mA; VOHC 4.5 V
5 k Rprot 65 k.
Recommended values:
Rprot =10 k.

18/27

Doc ID 17605 Rev 2

VND830ASP-E

3.4

Application information

PowerSO-10 maximum demagnetization energy

(VCC = 13.5 V)
Figure 20. Maximum turn- off current versus load inductance(1)

A: Single pulse at Tjstart = 150 C

B: Repetitive pulse at Tjstart = 100 C
C: Repetitive pulse at Tjstart = 125 C
Condition:
VCC = 13.5 V
VIN, IL
Demagnetization

Demagnetization

Demagnetization

1. Values are generated with RL = 0

In case of repetitive pulses, Tjstart (at beginning of each demagnetization) of every pulse must not exceed
the temperature specified above for curves B and C.

Doc ID 17605 Rev 2

19/27

Package and PCB thermal data

VND830ASP-E

Package and PCB thermal data

4.1

PowerSO-10 thermal data

Figure 21. PowerSO-10 PC board(1)

1. Layout condition of Rth and Zth measurements (PCB FR4 area= 58 mm x 58 mm, PCB thickness=2 mm,
Cu thickness = 35 m, Copper areas: from minimum pad lay-out to 8 cm2).

Figure 22. Rthj-amb vs PCB copper area in open box free air condition
RTHj_amb (C/W)

55
Tj-Tamb=50C

50
45
40
35
30
0

PCB Cu heatsink area (cm^2)

20/27

Doc ID 17605 Rev 2

10

VND830ASP-E

Package and PCB thermal data

Figure 23. PowerSO-10 thermal impedance junction ambient single pulse

Equation 1: pulse calculation formula

Z TH = R TH + Z THtp ( 1 )
where

= tp T

Figure 24. Thermal fitting model of a double channel HSD in PowerSO-10

Tj_1
Pd1

Tj_2

C1

C2

C3

C4

C5

C6

R1

R2

R3

R4

R5

R6

C1

C2

R1

R2

Pd2

T_amb

Doc ID 17605 Rev 2

21/27

Package and PCB thermal data

Table 14.

22/27

VND830ASP-E

Thermal parameter
Area/island (cm2)

0.5

R1 (C/ W)

0.15

R2 (C/ W)

0.8

R3 (C/ W)

0.7

R4 (C/ W)

0.8

R5 (C/ W)

12

R6 (C/ W)

37

C1 (W.s/ C)

0.0006

C2 (W.s /C)

2.10E-03

C3 (W.s/ C)

0.013

C4 (W.s/ C)

0.3

C5 (W.s/ C)

0.75

C6 (W.s/ C)

Doc ID 17605 Rev 2

22

VND830ASP-E

Package and packing information

Package and packing information

5.1

ECOPACK packages
In order to meet environmental requirements, ST offers these devices in different grades of
ECOPACK packages, depending on their level of environmental compliance. ECOPACK
specifications, grade definitions and product status are available at: www.st.com.
ECOPACK is an ST trademark.

5.2

PowerSO-10 mechanical data

Figure 25. PowerSO-10 package dimensions

0.10 A B

10

E2

SEATING
PLANE
e

DETAIL "A"

0.25

E4

D
= D1 =
=
=

SEATING
PLANE

A
F

A1

A1

DETAIL "A"

Doc ID 17605 Rev 2

23/27

Package and packing information

Table 15.

VND830ASP-E

PowerSO-10 mechanical data

Millimeters

Dim.
Min.

Max.

3.35

3.65

A(1)

3.4

3.6

A1

0.10

0.40

0.60

B(1)

0.37

0.53

0.35

0.55

C(1)

0.23

0.32

9.40

9.60

D1

7.40

7.60

9.30

9.50

E2

7.20

7.60

E2(1)

7.30

7.50

E4

5.90

6.10

E4(1)

5.90

6.30

1.27

1.25

1.35

F(1)

1.20

1.40

13.80

14.40

H(1)

13.85

14.35

0.50

1.20

1.80

L(1)

0.80

1.10

(1)

1. Muar only POA P013P.

24/27

Typ.

Doc ID 17605 Rev 2

VND830ASP-E

5.3

Package and packing information

PowerSO-10 packing information

Figure 26. PowerSO-10 suggested pad layout and tube shipment (no suffix)
14.6 - 14.9

10.8 - 11

6.30

0.67 - 0.73
1
9.5

2
3
4
5

10
9
8
7

0.54 - 0.6

1.27

All dimensions are in mm.

Base Q.ty Bulk Q.ty Tube length ( 0.5)

C ( 0.1)

Casablanca

50

1000

532

10.4

16.4

0.8

Muar

50

1000

532

4.9

17.2

0.8

Figure 27. Tape and reel shipment (suffix TR)

REEL DIMENSIONS
Base Q.ty
Bulk Q.ty
A (max)
B (min)
C ( 0.2)
F
G (+ 2 / -0)
N (min)
T (max)

600
600
330
1.5
13
20.2
24.4
60
30.4

All dimensions are in mm.

TAPE DIMENSIONS
According to Electronic Industries Association
(EIA) Standard 481 rev. A, Feb. 1986
Tape width
Tape Hole Spacing
Component Spacing
Hole Diameter
Hole Diameter
Hole Position
Compartment Depth
Hole Spacing

W
P0 ( 0.1)
P
D ( 0.1/-0)
D1 (min)
F ( 0.05)
K (max)
P1 ( 0.1)

24
4
24
1.5
1.5
11.5
6.5
2

All dimensions are in mm.

End

Start
Top

No components

Components

No components

cover
tape

500mm min
Empty components pockets
saled with cover tape.

500mm min

User direction of feed

Doc ID 17605 Rev 2

25/27

Revision history

VND830ASP-E

Revision history
Table 16.

26/27

Document revision history

Date

Revision

Changes

19-Jul-2010

Initial release.

19-Sep-2013

Updated Disclaimer

Doc ID 17605 Rev 2

VND830ASP-E

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (ST) reserve the
right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any
time, without notice.
All ST products are sold pursuant to STs terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no
liability whatsoever relating to the choice, selection or use of the ST products and services described herein.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this
document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products
or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such
third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN STS TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED
WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS
OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE
SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B)
AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS
OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT
PURCHASERS SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS
EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL INDUSTRY
DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE
DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void
any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any
liability of ST.
ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com

Doc ID 17605 Rev 2

27/27