Advanced L2TPv3 Case Studies

Majid Asadpoor
rayka-co.ir

rayka-co.ir

Chapter 12

Index
ATM Cell Packing
L2TPv3 Path MTU Discovery
Quality of Service

rayka-co.ir

Chapter 12

ATM Cell Packing

rayka-co.ir

Chapter 12

ATM Cell Packing

maximum number of cells to be packed equal to 14 cells

rayka-co.ir

Chapter 12

ATM Cell Packing

48 bytes/cell * 14 cells = 672 bytes

16 Byte AAL5-LLC/SNAP encapsulation of CE
672 16 = 656

rayka-co.ir

Chapter 12

ATM Cell Packing

rayka-co.ir

Chapter 12

ATM Cell Packing

Each IP packet now needs 15 ATM cells; first L2TPv3 packet with 14 cells and a second
L2TPv3 packet with just 1 cell.
rayka-co.ir

Chapter 12

L2TPv3 Path MTU Discovery

Dont send IP packets larger than core

MTU minus 36 bytes
20 bytes of IPv4 Delivery header
4 bytes of L2TPv3 Session ID
4 bytes of L2TPv3 cookie
4 bytes Layer 2-Specific Sublayer used
for sequencing
4 bytes HDLC
1500- 36 = 1464
rayka-co.ir

Chapter 12

L2TPv3 Path MTU Discovery

sending 500 ICMP ping packets that total 1464 bytes

DF bit in this outer IPv4 delivery header is not set. Therefore, oversized packets are being
fragmented after tunnel encapsulation

rayka-co.ir

Chapter 12

L2TPv3 Path MTU Discovery

packets coming into

Serial5/0 interface and
sent into the tunnel are
fast switched , but
packets that are sent out
of interface Serial5/0
coming from the L2TPv3
session are process
switched

rayka-co.ir

Chapter 12

10

L2TPv3 Path MTU Discovery

Understanding PMTUD
Copies DF bit from inner IP header into outer IPv4 header
Find out and record path MTU for the session.
If received IPv4 packet from CE has DF bit cleared and
resulting L2TPv3 packet exceeds discovered MTU
It fragments CE IPv4 packet, copies original Layer 2 header and
appends it into each of the generated fragments.
Pushes computational expensive IPv4 reassembly into the
receiving CE device and relieves the PE from being a centralized
reassembly point.

If received IPv4 packet from CE has DF bit set and resulting

L2TPv3 packet exceeds discovered MTU
generates ICMP unreachable messages to the CE device

rayka-co.ir

Chapter 12

11

L2TPv3 Path MTU Discovery

Understanding PMTUD

rayka-co.ir

Chapter 12

12

L2TPv3 Path MTU Discovery

Understanding PMTUD

PMTUD forces the CPU-intensive reassembly to happen in the receiving CE device

rayka-co.ir

Chapter 12

13

L2TPv3 Path MTU Discovery

Implementing PMTUD

rayka-co.ir

Chapter 12

14

L2TPv3 Path MTU Discovery

Combining PMTUD with DF Bit
If PMTUD is configured but path MTU is not
discovered, reassembly occurs in PE device
to discover path MTU, you need to have a large
packet with the DF bit set sent from CE device

rayka-co.ir

Chapter 12

15

L2TPv3 Path MTU Discovery

Combining PMTUD with DF Bit

rayka-co.ir

Chapter 12

16

L2TPv3 Path MTU Discovery

Combining PMTUD with DF Bit

rayka-co.ir

Chapter 12

17

L2TPv3 Path MTU Discovery

Combining PMTUD with DF Bit
PE device can take active role in PMTUD
process by setting DF bit in all packets in outer
IPv4 header

rayka-co.ir

Chapter 12

18

L2TPv3 Path MTU Discovery

Combining PMTUD with DF Bit

rayka-co.ir

Chapter 12

19

Quality of Service
Traffic Marking

rayka-co.ir

Chapter 12

20

Quality of Service
Traffic Policing

rayka-co.ir

Chapter 12

21

Quality of Service
Queuing and Shaping
Low-latency queuing (LLQ)
Class-based weighted fair queuing (CBWFQ)
Weighted Random Early Detection (WRED)

rayka-co.ir

Chapter 12

22

Quality of Service
Queuing and Shaping

rayka-co.ir

Chapter 12

23