Beruflich Dokumente
Kultur Dokumente
I. INTRODUCTION
HE large-scale integration of wind power in todays
power system is increasing its proposition in total electricity generated. To improve the reliability of the power system
with large-scale wind power integration, different countries
have specified fault ride-through (FRT) requirements for wind
turbine (WT) in their respective grid codes [1][4]. A typical
FRT requirement curve for WT, as per German and Irish grid
codes, is shown in Fig. 1. According to Fig. 1(a), WTs must stay
connected when the terminal voltage remains above the bold
line. In addition to remaining connected to the transmission
system, recent grid codes put stringent requirements on the
supply of reactive current by WTs as per Fig. 1(b), in order to
improve the voltage security of the system. The general grid
code requirements can be summarized as follows.
1) The WTs must stay connected during voltage dips above
the specified level for the time duration stated in Fig. 1(a).
Manuscript received May 23, 2013; revised September 12, 2013; accepted
October 11, 2013. Date of publication December 05, 2013; date of current version April 16, 2014. Paper no. TPWRS-00651-2013.
The authors are with the Institute Center for Energy, Masdar Institute
of Science and Technology, Abu Dhabi, United Arab Emirates (e-mail:
pkanjiya@masdar.ac.ae; bambati@masdar.ac.ae; vkhadkikar@masdar.ac.ae).
Color versions of one or more of the figures in this paper are available online
at http://ieeexplore.ieee.org.
Digital Object Identifier 10.1109/TPWRS.2013.2290047
Fig. 1. Recent grid code requirements for grid connected wind turbines.
(a) FRT requirement curve. (b) Reactive support requirement curve.
2) The WTs must support the grid voltage with additional reactive current during voltage dips, as per Fig. 1(b). Moreover, the voltage control must take place within 20 ms after
the fault recognition.
3) The active power output of the WTs must be continued
immediately after the fault clearance and increased to the
original value with a gradient of at least 20% of the rated
power per second.
The doubly fed induction generator (DFIG) is widely used
for the grid-connected variable-speed WTs because of high efficiency and independent control of active and reactive power
using partial capacity converters. In the conventional architecture of a DFIG, the stator windings are directly connected to the
grid and the rotor windings are connected to the grid through
back-to-back connected voltage-source converters (VSCs) [5],
[6]. These two VSCs can be identified as: 1) rotor-side converter (RSC), connected between the rotor and dc link and 2)
grid-side converter (GSC), connected between the grid and dc
link through interfacing inductors. As the stator windings are
directly connected to the grid, any amount of voltage dip at
the DFIG terminals resulting from the grid fault directly affects
the air-gap flux and, hence, the energy conversion process. Depending on the type of fault, the voltage dip may introduce dc
component or combination of dc and reverse rotating ac component in the air-gap flux [7]. These flux components induces high
voltage in the rotor windings at rotational and/or double the rotational frequency. The RSC itself cannot limit these high-frequency voltages due the modulation index constraint and hence
loses its current control capabilities. Unless the proper mitigating measures are employed, the rotor currents under the grid
fault condition can exceed the transient current rating of the
RSC. Grid faults also cause severe mechanical stress on the
bearings and the gear box of WECS due to torque pulsation.
0885-8950 2013 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
KANJIYA et al.: NOVEL FAULT-TOLERANT DFIG-BASED WECSS FOR SEAMLESS OPERATION DURING GRID FAULTS
1297
Fig. 2. Proposed fault-tolerant DFIG wind turbine configuration for seamless FRT.
1298
(1)
(2)
where suffix and represents the -axis and -axis components of respective variables,
and
represent the voltages
available at the grid side of the stator terminals,
and
represent the voltages available at the neutral side of the stator
terminals, and
and
represent the rotor terminal voltages.
The variables
and
represent the stator currents, while
and
represent the rotor currents.
and
represent
the stator and rotor resistances referred to stator while
,
,
and
represent the stator self-inductance, rotor self-inductance, and mutual inductances referred to stator, respectively.
is supply angular frequency while
is the rotor angular frequency in electrical radians per second.
By aligning the -axis of the reference frame to the air-gap
flux, the simplified expressions for the electromagnetic torque
KANJIYA et al.: NOVEL FAULT-TOLERANT DFIG-BASED WECSS FOR SEAMLESS OPERATION DURING GRID FAULTS
1299
(6)
By aligning the -axis of the reference frame of the GSC control with the grid voltage, active and reactive power supplied or
absorbed by the GSC can be written as
(7)
The active power and hence the dc-link voltage is proportional to
, and can be regulated by controlling
while,
the reactive power is proportional to
and can be regulated
1300
by controlling
. In normal mode of operation, the reference -axis GSC current
is generated using PI controller
over average dc-link voltage and the reference -axis GSC current
is set equal to zero. The reference voltage
that
has to be generated by GSC in order to control GSC current to
its reference value is computed by employing decoupled current
control as per (6).
In normal steady state operation, the voltage to be injected
by NSC at neutral side of the stator winding is zero. Hence, in
the normal mode of operation, the NSC controller is inactive
and the reference voltage to be generated by the NSC
is
kept equal to zero.
Both the GSC and NSC operation has to be carried out by
a single nine-switch converter in the proposed fault-tolerant
DFIG configuration. Like most reduced component converter
topologies, the nine-switch converter faces limitations imposed
on its allowable switching states. Both of the output terminals
of the same phase in the nine-switch converter can only connect
to either
[for phase-a:
-ON,
-ON, and
-OFF] or
0 V [for phase-a:
-OFF,
-ON, and
-ON], or its upper
output terminal to
and lower output terminal to 0 V [for
phase-a:
-ON,
-OFF, and
-ON]. The combination
where the upper output terminal needs to be connected to 0 V
and lower to
is not allowed [for phase-a:
-ON,
-ON,
and
-ON] as this short-circuits the dc link. To resolve this
limitation, two modulating references of the same phase should
share the modulation space without intersecting each other
[16]. This can be achieved by placing the reference for upper
terminal always above that of the lower terminal by adding
offsets to both the references. The adjustment of three-phase
modulating reference signals in modulation space by adding
the same offset to all the three phases does not show any impact
on the output (line voltages) of the converter (for example,
third-harmonic injection PWM method) [19]. The modulating
reference signal adjustment method for nine-switch converter
based on 120 -discontinuous modulation [19] is derived in
[18]. The offset reference voltage signals for GSC and NSC as
per [18] can be written as
(8)
The offset reference signals
and
are fed to the
individual three-phase PWM generators (PWM-I and PWM-II)
which generate the two different sets of six PWM signals. If the
GSC and NSC operations are to be achieved using two separate six-switch inverters, the PWM signals generated by PWM-I
and PWM-II can be directly given to corresponding inverters.
However, in a nine-switch inverter, the middle three switches
are shared by GSC and NSC, so their gate pulses are generated
by logical O operation of PWM signals corresponding to lower
three switches by PWM-I and upper three switches by PWM-II
as shown in Fig. 4. The PWM signals corresponding to the upper
three switches by PWM-I and lower three switches by PWM-II
are directly issued to upper three and lower three switches, respectively, of the nine-switch converter. Additional information
on the nine-switch inverter operation can be found in [16][18].
It is important to note that during normal mode of operation
the reference voltages
for NSC are zero and hence
KANJIYA et al.: NOVEL FAULT-TOLERANT DFIG-BASED WECSS FOR SEAMLESS OPERATION DURING GRID FAULTS
to
to strictly support reactive current and the limit on
calculated as
is
1301
TABLE I
SYSTEM SPECIFICATIONS
(11)
2) Nine-Switch Converter Control During Fault Mode: As
discussed before, the DBR comes into picture during fault condition to keep the dc-link voltage below the safe limit which
comforts the GSC from the duty of keeping the dc-link voltage
constant. Therefore, during the grid fault condition to assist the
RSC, the GSC controller is switched to supply one third of the
reactive current required to fulfill the grid codes requirement.
The reference reactive current
for the GSC during fault
mode of operation is computed as per
if
if
and the GSC current is limited to
active current
as per
(12)
by putting limits on
(13)
1302
Fig. 5. Different system variables to study the behavior of proposed fault-tolerant DFIG configuration during LLLG fault at 120-kV bus.
KANJIYA et al.: NOVEL FAULT-TOLERANT DFIG-BASED WECSS FOR SEAMLESS OPERATION DURING GRID FAULTS
1303
Fig. 6. Important system variables to study the behavior of proposed fault-tolerant DFIG configuration during LL fault at 120-kV bus.
Fig. 7. Important system variables to study the behavior of proposed fault-tolerant DFIG configuration during LG fault at 120-kV bus.
fault condition; the DBR comes into the picture to prevent the
dc link from overvoltage (not more than 1250 V). As soon as
fault is removed from the system, the active current
of the
stator again increases within 20 ms to feed the full active power
produced by the WT which effectively fulfills the recent grid
code requirements.
The performance of proposed fault-tolerant DFIG configuration is also evaluated for the unsymmetrical faults. The responses of the DFIG during LL and LG faults are shown in
Figs. 6 and 7, respectively. It can be seen that the DFIG seamlessly ride through both the faults without noticeable transients.
It can also be noticed that the currents injected by the DFIG to
the grid are balanced although the faults are unsymmetrical in
nature. Moreover, the DFIG effectively injects the reactive current corresponding to positive sequence grid voltage according
to Fig. 1(b).
After evaluating the performance of proposed fault-tolerant
DFIG during different fault conditions, the superiorities and
benefits associated with it are summarized here.
1304
KANJIYA et al.: NOVEL FAULT-TOLERANT DFIG-BASED WECSS FOR SEAMLESS OPERATION DURING GRID FAULTS
1305
Ontario, London, ON, Canada. Since April 2010, he has been an Assistant Professor with the Masdar Institute of Science and Technology, Abu Dhabi, United
Arab Emirates. From April 2010 to December 2010, he was a Visiting Faculty Member with the Massachusetts Institute of Technology, Cambridge, MA,
USA. His research interests include applications of power electronics in distribution systems and renewable energy resources, grid interconnection issues,
power quality enhancement, active power filters, and electric vehicles.