Beruflich Dokumente
Kultur Dokumente
Nawfil Gueddah
ABSTRACT
Operational transconductance amplifier (OTA) is one of the
most significant building-blocks in integrated discret-time
filters used in analog to digital converter (ADC) for Sigmadelta converter. In this paper we designed a novel design
method of two-stage CMOS amplifier in AMS 0.35m
technology. P-Spice simulation results confirm the proposed
OTA circuit. In fact, we achieved a gain band width (GBW)
equal to 55 MHz, Cut-off frequency of 85 KHz and 57 dB
gain (Av). In addition our new method allowed us to reduce
settling time (St) to 15.6 ns and a slew rate (SR) of 0.1 V/s
at 1.5V supply voltage. Eventually we have also succeeded
in reducing the average power consumption to 1.65 mW while
driving 3 pF load capacitor.
Mohamed Masmoudi
Keywords
General Terms
1. INTRODUCTION
In the last few years, wireless sensor networks [1-2] (WSNs)
have increased rapidly and become one of the most interesting
areas of research [3]. It is composed of a number of wireless
sensor nodes which form a sensor field and a sink. To ensure
high performance of these large numbers of nodes they
require low-cost, low-power, and capacity of communication
at short distances in order to perform limited computation and
communicate wirelessly in the WSNs [4-5].
E
f
SNRout b 10 log10 b 5 dB
D
N 0 dB
As shown in fig. 3, (Eb /N0 ) is equal to 11 with Noncoherent
Frequency Shift Keying NC -BFSK to attenuate a bit error
rate (BER) of 10-3 which is based on the following formula:
1 Eb
BER NC BFSK
1
e 2 No
2
SNRin S Nt 23 dB
Fig. 3: Bit error rate (BER) for BPSK, C-BFSK and NCBFSK
The Noise fig. is defined as:
NF
SNRin
SNRin (dB) SNRout (dB) 18 dB
SNRout
Neff
1
2
log 2 2N 1 2L 1 OSR 2L1
2
2L
OSR
Fs
2 fb
Analog
signal in
Digital Low
Pass Filter
Delta Sigma
Modulator
Digital
signal out
2 2 L 1OSR
DRdB 10 log10 2 N 1
2L
DR 6.02 nb 1.76
For an 8-Bit ADC the dynamic range from the above formula
is 49.92 dB. Oversampling ratio (OSR) to achieve DR = 49.92
dB is calculated to be 59.96. To simplify the decimator
design, the oversampling ratio is usually chosen in powers of
2 and hence 64 has been chosen as the oversampling ratio
which is indicated in the previous paragraph.
2. CONVENTIONAL TWO-STAGE
CMOS OTA
2.1 Design and performance
Av 682.66
Vdd
M5
1 1
q
Av 2
M6
M8
Av 56.6 dB
Ibias
Cl
M1
Cc
M2
M7
M4
M3
Vss
VFull scale
2
[1.5 (1.5)]
0.0029
210
GBW Av fb
Where:
Page:
1 of 1
Size: A
No:
Av31 f07-Dec-2011
80KHz
54.610-Nov-2011
MHz
Rev:
Created:
b 682.66 09:04
File: C:\Users\radwene\Desktop\Modif_Article_2012\miller_____ota.sch
B
C
D
Fig.6 : Small signal
equivalent circuit
for two-stageEop-amp
Kp.
Av1
W1
.I 5
L1
V 'out
gm2
2 Vin
g ds 2 g ds 4
I 5 1
1
Av 2
g m7
g ds 7 g ds6
I 6 1
1
Av Av1 . Av 2
2.I 5
I5
Kp. W5 / L5
Kp. W1 / L1
W
2.Kn. 7 .I 6
L7
I5
Kn. W3 / L3
OUT VDD
2.I 6
Kp.W6 / L6
OUT VSS
2.I 6
Kn.W7 / L7
GBW
g m1
2 . . Cc
ID1 ID2
Where
I
I ss
; slew rate ( SR) 5
2
Cc
I ss I 5 , ID3 ID4
W / L
I 5 5 5 .I bias ;
W8 / L8
W / L
I 7 6 6 .I bias
W8 / L8
I 5 1 W5 / L5
I bias
2 2 W8 / L8
Negative power
source
-1.5
CL (pF)
Output load
capacitance
CC (pF)
Compensation
capacitance
Vout (V)
Output-voltage swing
-1.2V to
1.2V
W=24m
L=1m
M3, M4
W=10m
L=1m
M5, M8
W=41m
L=1m
M6
W=220m
L=1m
M7
W=148m
L=1m
Supply voltage
Vdd=1,5V
Vss= -1,5V
Load capacitance
Cl = 3pF
Compensation capacitance
Cc = 1 pF
Bias current
350A
Definition
50
-50
-100
100
1k
10k
100k
1M
10M
100M
Frequency (Hz)
Value
Technology
Austriamicrosystems
(AMS)
0.35 m
Av (dB)
Differential gain
GBW (MHZ)
Gain bandwidth
product
56.6
54.6
PM (degree)
Phase margin
60
Cut-off frequency
80
SR (V/s)
Slew rate
0.1
Pmoy (mW)
Average power
consumed
< 3 mW
fb (KHz)
Vss (V)
Specifications
+1.5
Cc=1 pF
I1
Positive power
source
Cc > 0.22CL
Vdd (V)
0.5
Vin
0.0
SR
-0.5
d (Vout )
0.2 V / s
dt
Vout
-1.0
20
30
40
50
60
70
80
90
Time (ns)
0.5
Settling time
0.0
St = 17 ns
Fig. 10 : Transient Response showing the swing of 2.75 V of
the OTA
-0.5
20
30
40
50
60
70
80
90
1.0
(ns)
Fig. 9 : Step transient responseTime
showing
the settling time of
the Two-Stage Miller OTA
Vout (V)
-The unity gain configuration is also used for settling time and
peak over shoot measurement. This is the length of time for
the output voltage of an op amp to approach. It remains
within, a certain tolerance of its final value. The settling time
equal to 17 ns is presented in fig. 9.
The output swing measured peak to peak shown in Fig. 10 is
found to be -1.375 V to 1.375 V.
0.5
0.0
-0.5
-1.0
-1.5
-0.005
0.000
0.005
0.010
Vin (V)
Parameters
Value
0.2 V/s
DC Offset
Gain
0.5 mV
57 dB
59 MHz
90 KHz
68
3.5 mW
Output-voltage swing
-1.3 to 1.1
Supply voltage
1.5V
A
1
16 ns
B
C
D MILLER
3. MODIFIED
TWO-STAGE
OTA CIRCUIT WITH CASCODE
CURRENT SOURCE
Vdd
M5
J
1
M6
Cl
M8
M1
M9
M13
Cc
M2
M10
M4
M7
M12
5
M3
M11
Rin
1
1
gm10 gm11
gm
RoutPage:
1 of 113
go13.go14
Size: A
No:
Created: 10-Nov-2011
File: C:\Users\radwene\Desktop\Modif_Article_2012\miller__modifie___ota.sch
7
F
G
H
I
J
0.5 mV
57 dB
58 MHz
82 KHz
2.27 mW
Output-voltage swing
Value
Supply voltage
M1, M2
W=32m
L=1m
M3, M4
W=14m
L=1m
M5, M8
W=41m
L=1m
M6
W=220m
L=1m
M7
W=148m
L=1m
W=14m
L=1m
Supply voltage
Vdd=1.5V
Vss= -1.5V
Load capacitance
Cl = 3pF
-1.4 to 1.2
1.5V
17 ns
Compensation capacitance Cc = 1 pF
B
4.1A Description
1
62
Table 5 : Op Amp parameters values of the modified TwoStage Miller OTA with cascode current source
Devices
Value
0.13 V/s
2
50
M5
-50
M6
M10A
M8
M9A
-100
M11A
4
100
1k
10k
100k
1M
10M
Cl
M1
100M
M12A
Frequency (Hz)
Cc
M2
0V
Vin
M14A
M4
Iout
M13A
M7
M3
Vss
-1.5 V
8
7
Page:
Rev: 3
V dd
+1.5
M10A
M9A
M11A
M12A
M14A
0V
V in
Iout
M13A
V ss
-1.5
2
50
-50
-100
100
1k
10k
100k
1M
10M
100M
Frequency (Hz)
Value
M1, M2
W=44m
L=1m
M3, M4
W=13m
L=1m
M5, M8
W=41m
L=1m
M6
W=220m
L=1m
M7
W=128m
L=1m
Page: 1 of 1
Size: A
W=4m
L=0.35m
Supply voltage
Parameters
No:
Slew rate (SR)
W=1mRev: 35 13-Dec-2011
L=0.35m 11:11 Created:
10-Nov-2011
DC Offset
Vdd=1.5V
Vss= -1.5V
Gain
Load capacitance
Compensation
capacitance
D
E
Cc =F 1.1 pF
M9A,
M10A
HCut-off frequency
I
(fb)
Value
7
0.1 V/s
0.5 mV
57 dB
J
85 KHz
60
1.66 mW
Output-voltage swing
-1.3 to 1,3
Supply voltage
1.5V
15.6 ns
5. COMPARATIVE ANALYSIS
Parameter
s
Twostage
Miller
OTA
[19]
Technolog
y
Av gain
TSMC
0.35m
48 dB
Average
Power
consumed
Phase
margin
Slew rate
3.4 mW
61
26 (V/s)
Modified TwoModified
Two-stage stage
Two-stage
OTA with Miller
OTA with
cascode OTA
designed
current
(Fig. 5) current
source
source
(Fig. 12)
(Fig. 15)
AMS
AMS
AMS
0.35m
0.35m
0.35m
57 dB
57 dB
57 dB
2.2 mW
62
3.5 mW
68
1.66 mW
60
0.1 (V/s)
GBW
10 MHz
Cut-off
frequency
Supply
voltage
167 Khz
82 KHz
90 KHz
85 KHz
3.3 V
1.5 V
1.5 V
1.5 V
SigmaDelta
modulator
of DigitalAudio
SigmaSigmaDelta
Delta
Converter Converter
of
of
wireless
wireless
sensor
sensor
receiver
receiver
Applicatio
n
55 MHz
Sigma-Delta
Converter
of wireless
sensor
receiver
6. CONCLUSION
Design of OTA is vital importance in integrated discret-time
filters used for design Sigma-Delta converter.
7. REFERENCES
[1] Chun-Hsien Wu and Yeh-Ching Chung :"Heterogeneous
Wireless Sensor Network Deployment and Topology
Control Based on Irregular Sensor Model," Advances in
Grid and Pervasive Computing Lecture Notes in
Computer Science, Volume 4459/2007,2007.
10
11