Sie sind auf Seite 1von 14

Table of Contents

Brief Table of Contents


Part I. Devices and Basic Circuits
1. Signals and Amplifiers
2. Operational Amplifiers
3. Semiconductors
4. Diodes
5. MOS Field-Effect Transistors (MOSFETs)
6. Bipolar Junction Transistors (BJTs)
Part II. Integrated-Circuit Amplifiers
7. Building Blocks of Integrated-Circuit Amplifiers
8. Differential and Multistage Amplifiers
9. Frequency Response
10. Feedback
11. Output Stages and Power Amplifiers
12. Operational Amplifier Circuits
Part III. Digital Integrated Circuits
13. CMOS Digital Logic Circuits
14. Advanced MOS and Bipolar Logic Circuits
15. Memory Circuits
Part IV. Filters and Oscillators
16. Filters and Tuned Amplifiers
17. Signal Generators and Waveform-Shaping Circuits

Full Table of Contents


Part I. Devices and Basic Circuits
Chapter 1. Signals and Amplifiers
Introduction
1.1 Signals
1.2 Frequency Spectrum of Signals
1.3 Analog and Digital Signals
1.4 Amplifiers
1.4.1
1.4.2
1.4.3
1.4.4
1.4.5
1.4.6
1.4.7
1.4.8

Signal Amplification
Amplifier Circuit Symbol
Voltage Gain
Power Gain and Current Gain
Expressing Gain in Decibels
Amplifier Power Supplies
Amplifier Saturation
Symbol Convention

1.5 Circuit Models for Amplifiers


1.5.1 Voltage Amplifiers
1.5.2 Cascaded Amplifiers
1.5.3 Other Amplifier Types
1.5.4 Relationships Between the Four Amplifier Models
1.5.5 Determining Ri and Ro
1.5.6 Unilateral Models
1.6 Frequency Response of Amplifiers
1.6.1
1.6.2
1.6.3
1.6.4
1.6.5

Measuring the Amplifier Frequency Response


Amplifier Bandwidth
Evaluating the Frequency Response of Amplifiers
Single-Time-Constant Networks
Classification of Amplifiers Based on Frequency Response

Summary
Problems
Chapter 2. Operational Amplifiers (Op Amps)
Introduction
2.1 The Ideal Op Amp

2.1.1 The Op-Amp Terminals


2.1.2 Function and Characteristics of the Ideal Op Amp
2.1.3 Differential and Common-Mode Signals
2.2 The Inverting Configuration
2.2.1
2.2.2
2.2.3
2.2.4

The Closed-Loop Gain


Effect of the Finite Open-Loop Gain
Input and Output Resistances
An Important Application: The Weighted Summer

2.3 The Noninverting Configuration


2.3.1
2.3.2
2.3.3
2.3.4

The Closed-Loop Gain


Effect of the Finite Open-Loop Gain
Input and Output Resistances
The Voltage Follower

2.4 Difference Amplifiers


2.4.1 A Single Op-Amp Difference Amplifier
2.4.2 A Superior Circuit: The Instrumentation Amplifier
2.5 Integrators and Differentiators
2.5.1 The Inverting Configuration with General Impedances
2.5.2 The Inverting Integrator
2.5.3 The Op-Amp Differentiator
2.6 DC Imperfections
2.6.1 Offset Voltage
2.6.2 Input Bias and Offset Currents
2.6.3 Effect of Vos and Ios on the Operation of the Inverting Integrator
2.7 Effect of Finite Open-Loop Gain and Bandwidth on Circuit Performance
2.7.1 Frequency Dependence of the Open-Loop Gain
2.7.2 Frequency Response of the Closed-Loop Amplifier
2.8 Large-Signal Operation of Op Amps
2.8.1
2.8.2
2.8.3
2.8.4

Output Voltage Saturation


Output Current Limits
Slew Rate
Full-Power Bandwidth

Summary
Problems
Chapter 3. Semiconductors
3.1 Intrinsic Semiconductors
3.2 Doped Semiconductors
3.3 Current Flow in Semiconductors
3.3.1 Drift Current
3.3.2 Diffusion Current
3.3.3 Relationship Between D and
3.4 The pn Junction with Open-Circuit Terminals (Equilibrium)
3.4.1 Physical Structure
3.4.2 Operation with Open-Circuit Terminals
3.5 The pn Junction with Applied Voltage
3.5.1 Qualitative Description of Junction Operation
3.5.2 The Current-Voltage Relationship of the Junction
3.5.3 Reverse Breakdown
3.6 Capacitive Effects in the pn Junction
3.6.1 Depletion or Junction Capacitance
3.6.2 Diffusion Capacitance
Summary
Problems

Chapter 4. Diodes
4.1 The Ideal Diode
4.1.1 Current-Voltage Characteristic
4.1.2 A Simple Application: The Rectifier
4.1.3 Another Application: Diode Logic Gates
4.2 Terminal Characteristics of Junction Diodes
4.2.1 The Forward-Bias Region
4.2.2 The Reverse-Bias Region
4.2.3 The Breakdown Region
4.3 Modelling the Diode Forward Characteristic
4.3.1
4.3.2
4.3.3
4.3.4
4.3.5
4.3.6
4.3.7
4.3.8

The Exponential Model


Graphical Analysis Using the Exponential Model
Iterative Analysis Using the Exponential Model
The Need for Rapid Analysis
The Constant-Voltage Drop Model
The Ideal-Diode Model
The Small-Signal Model
Use of the Diode Forward Drop in Voltage Regulation

4.4 Operation in the Reverse Breakdown RegionZener Diodes


4.4.1
4.4.2
4.4.3
4.4.4

Specifying and Modeling the Zener Diode


Use of the Zener as a Shunt Regulator
Temperature Effects
A Final Remark

4.5 Rectifier Circuits


4.5.1
4.5.2
4.5.3
4.5.4
4.5.5

The Half-Wave Rectifier


The Full-Wave Rectifier
The Bridge Rectifier
The Rectifier with a Filter CapacitorThe Peak Rectifier
Precision Half-Wave RectifierThe Super Diode

4.6 Limiting and Clamping Circuits


4.6.1 Limiter Circuits
4.6.2 The Clamped Capacitor or DC Restorer
4.6.3 The Voltage Doubler
4.7 Special Diode Types
4.7.1
4.7.2
4.7.3
4.7.4

The Schottky-Barrier Diode (SBD)


Varactors
Photodiodes
Light-Emitting Diodes (LEDs)

Summary
Problems
Chapter 5. MOS Field-Effect Transistors (MOSFETs)
5.1 Device Structure and Physical Operation
5.1.1
5.1.2
5.1.3
5.1.4
5.1.5
5.1.6
5.1.7
5.1.8
5.1.9

Device Structure
Operation with Zero Gate Voltage
Creating a Channel for Current Flow
Applying a Small DS
Operation as DS is Increased
Operation for DS V OV
The p-Channel MOSFET
Complementary MOS or CMOS
Operating the MOS Transistor in the Subthreshold Region

5.2 Current-Voltage Characteristics


5.2.1
5.2.2
5.2.3
5.2.4
5.2.5

Circuit Symbol
The iD- DS Characteristics
The iD-nuGS Characteristic
Finite Output Resistance in Saturation
Characteristics of the p-Channel MOSFET

5.3 MOSFET Circuits at DC


5.4 Applying the MOSFET in Amplifier Design

5.4.1
5.4.2
5.4.3
5.4.4
5.4.5
5.4.6

Obtaining a Voltage Amplifier


The Voltage Transfer Characteristic (VTC)
Biasing the MOSFET to Obtain Linear Amplification
The Small-Signal Voltage Gain
Determining the VTC by Graphical Analysis
Locating the Bias Point Q

5.5 Small-Signal Operation and Models


5.5.1
5.5.2
5.5.3
5.5.4
5.5.5
5.5.6
5.5.7
5.5.8

The DC Bias Point


The Signal Current in the Drain Terminal
Voltage Gain
Separating the DC Analysis and the Signal Analysis
Small-Signal Equivalent Circuit Models
The Transconductance g m
The T Equivalent Circuit Model
Summary

5.6 Basic MOSFET Amplifier Configurations


5.6.1
5.6.2
5.6.3
5.6.4
5.6.5
5.6.6
5.6.7

The Three Basic Configurations


Characterizing Amplifiers
The Common-Source Configuration
The Common-Source Amplifier with a Source Resistance
The Common-Gate Amplifier
The Common-Drain Amplifier or Source Follower
Summary and Comparisons

5.7 Biasing in MOS Amplifier Circuits


5.7.1
5.7.2
5.7.3
5.7.4
5.7.5

Biasing by Fixing V GS
Biasing by Fixing V G and Connecting a Resistance in the Source
Biasing Using a Drain-to-Gate Feedback Resistance
Biasing Using a Constant-Current Source
A Final Remark

5.8 Discrete-Circuit MOS Amplifiers


5.8.1
5.8.2
5.8.3
5.8.4
5.8.5
5.8.6

The
The
The
The
The
The

Basic Structure
Common-Source (CS) Amplifier
Common-Source Amplifier with a Source Resistance
Common-Gate Amplifier
Source Follower
Amplifier Bandwidth

5.9 The Body Effect and Other Topics


5.9.1
5.9.2
5.9.3
5.9.4
5.9.5
5.9.6

The Role of the SubstrateThe Body Effect


Modeling the Body Effect
Temperature Effects
Breakdown and Input Protection
Velocity Saturation
The Depletion-Type MOSFET

Summary
Problems
Chapter 6. Bipolar Junction Transistors (BJTs)
6.1 Device Structure and Physical Operation
6.1.1 Simplified Structure and Modes of Operation
6.1.2 Operation of the npn Transistor in the Active Mode

Current Flow

The Collector Current

The Base Current

The Emitter Current

Recapitulation and Equivalent-Circuit Models

6.1.3 Structure of Actual Transistors


6.1.4 Operation in the Saturation Mode
6.1.5 The pnp Transistor

6.2 Current-Voltage Characteristics


6.2.1 Circuit Symbols and Conventions

The Constant n

Collector-Base Reverse Current (ICBO)

6.2.2 Graphical Representation of Transistor Characteristics


6.2.3 Dependence of i C on the Collector VoltageThe Early Effect
6.2.4 An Alternative Form of the Common-Emitter Characteristics

The Common-Emitter Current Gain

The Saturation Voltage VCEsat and Saturation Resistance RCEsat

6.3 BJT Circuits at DC


6.4 Applying the BJT in Amplifier Design
6.4.1
6.4.2
6.4.3
6.4.4
6.4.5
6.4.6

Obtaining a Voltage Amplifier


The Voltage Transfer Characteristic (VTC)
Biasing the BJT to Obtain Linear Amplification
The Small-Signal Voltage Gain
Determining the VTC by Graphical Analysis
Locating the Bias Point Q

6.5 Small-Signal Operation and Models


6.5.1 The Collector Current and the Transconductance
6.5.2 The Base Current and the Input Resistance at the Base
6.5.3 The Emitter Current and the Input Resistance at the Emitter
6.5.4 Voltage Gain
6.5.5 Separating the Signal and the DC Quantities
6.5.6 The Hybrid- Model
6.5.7 The T Model
6.5.8 Small-Signal Models of the pnp Transistor
6.5.9 Application of the Small-Signal Equivalent Circuits
6.5.10 Performing Small-Signal Analysis Directly on the Circuit Diagram
6.5.11 Augmenting the Small-Signal Model to Account for the Early Effect
6.5.12 Summary
6.6 Basic BJT Amplifier Configurations
6.6.1 The Three Basic Configurations
6.6.2 Characterizing Amplifiers
6.6.3 The Common-Emitter Amplifier

Characteristic Parameters of the CE Amplifier

Overall Voltage Gain

Alternative Gain Expressions

Performing the Analysis Directly on the Circuit

6.6.4 The Common-Emitter Amplifier with An Emitter Resistance


6.6.5 The Common-Base (CB) Amplifier
6.6.6 The Common-Collector Amplifier or Emitter Follower

The Need for Voltage Buffers

Characteristic Parameters of the Emitter Follower

Overall Voltage Gain

Thvenin Representation of the Emitter Follower Output

6.6.7 Summary and Comparisons


6.7 Biasing in BJT Amplifier Circuits
6.7.1
6.7.2
6.7.3
6.7.4

The Classical Discrete-Circuit Biasing Arrangement


A Two-Power-Supply Version of the Classical Bias Arrangement
Biasing Using a Collector-to-Base Feedback Resistor
Biasing Using a Constant-Current Source

6.8 Discrete-Circuit BJT Amplifier


6.8.1
6.8.2
6.8.3
6.8.4
6.8.5
6.8.6

The
The
The
The
The
The

Basic Structure
Common-Emitter Amplifier
Common-Emitter Amplifier with an Emitter Resistance
Common-Base Amplifier
Emitter Follower
Amplifier Frequency Response

6.9 Transistor Breakdown and Temperature Effects


6.9.1 Transistor Breakdown
6.9.2 Dependence of on I

and Temperature

Summary
Problems

Part II. Integrated-Circuit Amplifiers


Chapter 7. Building Blocks of Integrated-Circuit Amplifiers
7.1 IC Design Philosophy
7.2 The Basic Gain Cell
7.2.1
7.2.2
7.2.3
7.2.4

The CS and CE Amplifiers with Current-Source Loads


The Intrinsic Gain
Effect of the Output Resistance of the Current-Source Load
Increasing the Gain of the Basic Cell

7.3 The Cascode Amplifier


7.3.1
7.3.2
7.3.3
7.3.4
7.3.5
7.3.6
7.3.7
7.3.8
7.3.9

Cascoding
The MOS Cascode
Distribution of Voltage Gain in a Cascode Amplifier
The Output Resistance of a Source-Degenerated CS Amplifier
Double Cascoding
The Folded Cascode
The BJT Cascode
The Output Resistance of an Emitter-Degenerated CE Amplifier
BiCMOS Cascodes

7.4 IC BiasingCurrent Sources, Current Mirrors, and Current-Steering Circuits


7.4.1 The Basic MOSFET Current Source
7.4.2 MOS Current-Steering Circuits
7.4.3 BJT Circuits
7.5 Current-Mirror Circuits with Improved Performance
7.5.1
7.5.2
7.5.3
7.5.4
7.5.5

Cascode MOS Mirrors


A Bipolar Mirror with Base-Current Compensation
The Wilson Current Mirror
The Wilson MOS Mirror
The Widlar Current Source

7.6 Some Useful Transistor Pairings


7.6.1 The CC-CE, CD-CS, and CD-CE Configurations
7.6.2 The Darlington Configuration
7.6.3 The CC-CB and CD-CG Configurations
Summary
Appendix 7.A: Comparison of the MOSFET and BJT
7.A.1
7.A.2
7.A.3
7.A.4
7.A.5
Problems

Typical Values of IC MOSFET Parameters


Typical Values of IC BJT Parameters
Comparison of Important Characteristics
Combining MOS and Bipolar Transistors: BiCMOS Circuits
Validity of the Square-Law MOSFET Model

Chapter 8. Differential and Multistage Amplifiers


8.1 The MOS Differential Pair
8.1.1 Operation with a Common-Mode Input Voltage
8.1.2 Operation with a Differential Input Voltage
8.1.3 Large-Signal Operation
8.2 Small-Signal Operation of the MOS Differential Pair
8.2.1
8.2.2
8.2.3
8.2.4
8.2.5

Differential Gain
The Differential Half-Circuit
The Differential Amplifier with Current-Source Loads
Cascode Differential Amplifier
Common-Mode Gain and Common-Mode Rejection Ratio (CMRR)

8.3 The BJT Differential Pair


8.3.1
8.3.2
8.3.3
8.3.4
8.3.5

Basic Operation
Input Common-Mode Range
Large-Signal Operation
Small-Signal Operation
Common-Mode Gain and CMRR

8.4 Other Nonideal Characteristics of the Differential Amplifier


8.4.1 Input Offset Voltage of the MOS Differential Amplifier
8.4.2 Input Offset Voltage of the Bipolar Differential Amplifier
8.4.3 Input Bias and Offset Currents of the Bipolar Differential Amplifier 8.4.4 A Concluding Remark
8.5 The Differential Amplifier with Active Load
8.5.1
8.5.2
8.5.3
8.5.4
8.5.5

Differential to Single-Ended Conversion


The Active-Loaded MOS Differential Pair
Differential Gain of the Active-Loaded MOS Pair
Common-Mode Gain and CMRR
The Bipolar Differential Pair with Active Load

8.6 Multistage Amplifiers


8.6.1 A Two-Stage CMOS Op Amp
8.6.2 A Bipolar Op Amp
Summary
Problems
Chapter 9. Frequency Response
9.1 Low-Frequency Response of the CS and CE Amplifiers
9.1.1 The CS Amplifier
9.1.2 The CE Amplifier
9.2 Internal Capacitive Effects and the High-Frequency Model of the MOSFET and the BJT
9.2.1 The MOSFET
9.2.2 The BJT
9.3 High-Frequency Response of the CS and CE Amplifiers
9.3.1 The Common-Source Amplifier
9.3.2 The Common-Emitter Amplifier
9.4 Useful Tools for the Analysis of the High-Frequency Response of Amplifiers
9.4.1
9.4.2
9.4.3
9.4.4

The High-Frequency Gain Function


Determining the 3-dB Frequency f H
Using Open-Circuit Time Constants for the Approximate Determination of f
Millers Theorem

9.5 A Closer Look at the High-Frequency Response of the CS and CE Amplifiers


9.5.1
9.5.2
9.5.3
9.5.4
9.5.5
9.5.6

The Equivalent Circuit


Analysis Using Miller's Theorem
Analysis Using Open-Circuit Time Constants
Exact Analysis
Adapting the Formulas for the Case of the CE Amplifier
The Situation when R sig is Low

9.6 High-Frequency Response of the CG and Cascode Amplifiers


9.6.1 High-Frequency Response of the CG Amplifier
9.6.2 High-Frequency Response of the MOS Cascode Amplifier
9.6.3 High-Frequency Response of the Bipolar Cascode Amplifier
9.7 High-Frequency Response of the Source and Emitter Followers
9.7.1 The Source Follower
9.7.2 The Emitter Follower
9.8 High-Frequency Response of Differential Amplifiers
9.8.1 Analysis of the Resistively Loaded MOS Amplifier
9.8.2 Analysis of the Active-Loaded MOS Amplifier
9.9 Other Wideband Amplifier Configurations
9.9.1 Obtaining Wideband Amplification by Source and Emitter Degeneration
9.9.2 The CD-CS, CC-CE and CD-CE Configurations
9.9.3 The CC-CB and CD-CG Configurations
9.10 High-Frequency Response of Multistage Amplifiers
9.10.1 Frequency Response of the Two-Stage CMOS Op Amp
9.10.2 Frequency Response of the Bipolar Op Amp of Section 8.5.2.
Summary
Problems
Chapter 10. Feedback
10.1 The General Feedback Structure
10.2 Some Properties of Negative Feedback
10.2.1
10.2.2
10.2.3
10.2.4

Gain Desensitivity
Bandwidth Extension
Noise Reduction
Reduction in Nonlinear Distortion

10.3 The Four Basic Feedback Topologies


10.3.1
10.3.2
10.3.3
10.3.4
10.3.5

Voltage Amplifiers
Current Amplifiers
Transconductance Amplifiers
Transresistance Amplifiers
A Concluding Remark

10.4 The Feedback Voltage-Amplifier (Series-Shunt)


10.4.1 The Ideal Case
10.4.2 The Practical Case
10.4.3 Summary
10.5 The Feedback Transconductance-Amplifier (Series-Series)
10.5.1 The Ideal Case
10.5.2 The Practical Case
10.5.3 Summary
10.6 The Feedback Transresistance-Amplifier (Shunt-Shunt)
10.6.1 The Ideal Case
10.6.2 The Practical Case
10.6.3 Summary
10.7 The Feedback Current-Amplifier (Shunt-Series)
10.7.1 The Ideal Case
10.7.2 The Practical Case
10.8 Summary of the Feedback Analysis Method
10.9 Determining the Loop Gain
10.9.1 An Alternative Approach for Finding A
10.9.2 Equivalence of Circuits from a Feedback-Loop Point of View

10.10 The Stability Problem


10.10.1 The Transfer Function of the Feedback Amplifier
10.10.2 The Nyquist Plot
10.11 Effect of Feedback on the Amplifier Poles
10.11.1
10.11.2
10.11.3
10.11.4
10.11.5

Stability and Pole Location


Poles of the Feedback Amplifier
Amplifier with a Single-Pole Response
Amplifier with a Two-Pole Response
Amplifier with Three or More Poles

10.12 Stability Study Using Bode Plots


10.12.1 Gain and Phase Margins
10.12.2 Effect of Phase Margin on Closed-Loop Response
10.12.3 An Alternative Approach for Investigating Stability
10.13 Frequency Compensation
10.13.1 Theory
10.13.2 Implementation
10.13.3 Miller Compensation and Pole Splitting
Summary
Problems
Chapter 11. Output Stages and Power Amplifiers
11.1 Classification of Output Stages
11.2 Class A Output Stage
11.2.1
11.2.2
11.2.3
11.2.4

Transfer Characteristic
Signal Waveforms
Power Dissipation
Power Conversion Efficiency

11.3 Class B Output Stage


11.3.1
11.3.2
11.3.3
11.3.4
11.3.5
11.3.6

Circuit Operation
Transfer Characteristic
Power-Conversion Efficiency
Power Dissipation
Reducing Crossover Distortion
Single-Supply Operation

11.4 Class AB Output Stage


11.4.1 Circuit Operation
11.4.2 Output Resistance
11.5 Biasing the Class AB Circuit
11.5.1 Biasing Using Codes
11.5.2 Biasing Using the V BE Multiplier
11.6 CMOS Class AB Output Stages
11.6.1 The Classical Configuration
11.6.2 An Alternative Circuit Utilizing Common-Source Transistors
11.7 Power BJTs
11.7.1
11.7.2
11.7.3
11.7.4
11.7.5
11.7.6

Junction Temperature
Thermal Resistance
Power Dissipation versus Temperature
Transistor Case and Heat Sink
The BJT Safe Operating Area
Parameter Values of Power Transistors

11.8 Variations on the Class AB Configuration


11.8.1
11.8.2
11.8.3
11.8.4

Use of Input Emitter Followers


Use of Compound and Devices
Short-Circuit Protection
Thermal Shutdown

11.9 IC Power Amplifiers


11.9.1 A Fixed-Gain IC Power Amplifier
11.9.2 Power Op Amps
11.9.3 The Bridge Amplifier
11.10 MOS Power Transistors
11.10.1
11.10.2
11.10.3
11.10.4
11.10.5

Structure of the Power MOSFET


Characteristics of Power MOSFETs
Temperature Effects
Comparison with BJTs
A Class AB Output Stage Utilizing Power MOSFETs

Summary
Problems
Chapter 12. Operational Amplifier Circuits
12.1 The Two Stage CMOS Op Amp
12.1.1
12.1.2
12.1.3
12.1.4
12.1.5
12.1.6
12.1.7
12.1.8

The Circuit
Input Common-Mode Range and Output Swing
Voltage Gain
Common-Mode Rejection Ratio (CMRR)
Frequency Response
Slew Rate
Power-Supply Rejection Ratio (PSRR)
Design Tradeoffs

12.2 The Folded Cascode CMOS Op Amp


12.2.1
12.2.2
12.2.3
12.2.4
12.2.5
12.2.6
12.2.7

The Circuit
Input Common-Mode Range and Output Swing
Voltage Gain
Frequency Response
Slew Rate
Increasing the Input Common-Mode Range: Rail-to-Rail Input Operation
Increasing the Output Voltage Range: The Wide-Swing Current Mirror

12.3 The 741 Op-Amp Circuit


12.3.1
12.3.2
12.3.3
12.3.4
12.3.5
12.3.6

Bias Circuit
Short-Circuit Protection Circuitry
The Input Stage
The Second Stage
The Output Stage
Device Parameters

12.4 DC Analysis of the 741


12.4.1
12.4.2
12.4.3
12.4.4
12.4.5
12.4.6
12.4.7

Reference Bias Current


Input-Stage Bias
Input Bias and Offset Currents
Input Offset Voltage
Input Common-Mode Range
Second-Stage Bias
Output-Stage Bias

12.5 Small-Signal Analysis of the 741


12.5.1 The Input Stage
12.5.2 The Second Stage
12.5.3 The Output Stage
12.6 Gain Frequency Response, Slew Rage of the 741
12.6.1
12.6.2
12.6.3
12.6.4
12.6.5

Small-Signal Gain
Frequency Response
A Simplified Model
Slew Rate
Relationship Between f t and SR

12.7 Modern Techniques for the Design of BJT Op Amps


12.7.1
12.7.2
12.7.3
12.7.4
12.7.5

Special Performance Requirements


Bias Design
Design of Input Stage to Obtain Rail-to-Rail ICM
Common-Mode Feedback to Control the DC Voltage at the Output of the Input Stage
Output-Stage Design for Near Rail-to-Rail Output Swing

Summary
Problems

Part III. Digital Integrated Circuits


Chapter 13. CMOS Digital Logic Circuits
13.1 Digital Logic Inverters
13.1.1.1 Function of the Inverter
13.1.1.2 The Voltage Transfer Characteristic (VTC)
13.1.1.3 Noise Margins
13.1.1.4 The Ideal VTC
13.1.1.5 Inverter Implementation
13.1.1.6 Power Dissipation
13.1.1.7 Propagation Delay
13.1.1.8 Power-Delay and Energy-Delay Products
13.1.1.9 Silicon Area
13.1.1.10 Digital IC Technologies and Logic-Circuit Families
13.1.1.11 Styles for Digital System Design
13.1.1.12 Design Abstraction and Computer Aids
13.2 The CMOS Inverter
13.2.1 Circuit Operation
13.2.2 The Voltage Transfer Characteristic
13.2.3 The Situation When Q N and Q P are Not Matched
13.3 Dynamic Operation of the CMOS Inverter
13.3.1
13.3.2
13.3.3
13.3.4

Determining the Propagation Delay


Determining the Equivalent Load Capacitance C
Inverter Sizing
Dynamic Power Dissipation

13.4 CMOS Logic-Gate Circuits


13.4.1
13.4.2
13.4.3
13.4.4
13.4.5
13.4.6
13.4.7
13.4.8
13.4.9

Basic Structure
The Two-Input NOR Gate
The Two-Input NAND Gate
A Complex Gate
Obtaining the PUN from the PDN and Vice Versa
The Exclusive-OR Function
Summary of the Synthesis Method
Transistor Sizing
Effects of Fan-In and Fan-Out on Propagation Delay

13.5 Implications of Technology Scaling: Issues in Deep-Submicron Design


13.5.1
13.5.2
13.5.3
13.5.4

Scaling Implications
Velocity Saturation
Subthreshold Conduction
WiringThe Interconnect

Summary
Problems
Chapter 14. Advanced MOS and Bipolar Logic Circuits
14.1 Pseudo-NMOS Logic Circuits
14.1.1
14.1.2
14.1.3
14.1.4
14.1.5
14.1.6
14.1.7

The Pseudo-NMOS Inverter


Static Characteristics
Derivation of the VTC
Dynamic Operation
Design
Gate Circuits
Concluding Remarks

14.2 Pass-Transistor Logic Circuits


14.2.1
14.2.2
14.2.3
14.2.4
14.2.5
14.2.6

An Essential Design Requirement


Operation with NMOS Transistors as Switches
Restoring the Value of V OH to V DD
The Use of CMOS Transmission Gates as Switches
Pass-Transistor Logic Circuit Examples
A Final Remark

14.3 Dynamic MOS Logic Circuits


14.3.1 The Basic Principle
14.3.2 Nonideal Effects

14.3.3 Domino CMOS Logic


14.3.4 Concluding Remarks
14.4 Emitter-Coupled Logic (ECL)
14.4.1 The Basic Principle
14.4.2 ECL Families
14.4.3 The Basic Gate Circuit
14.4.4 Voltage Transfer Characteristics
14.4.5 Fan-Out
14.4.6 Speed of Operation and Signal Transmission
14.4.7 Power Dissipation
14.4.8 Thermal Effects
14.4.9 The Wired-OR Capability
14.4.10 Final Remarks
14.5 BiCMOS Digital Circuits
14.5.1 The BiCMOS Inverter
14.5.2 Dynamic Operation
14.5.3 BiCMOS Logic Gates
Summary
Problems
Chapter 15. Memory Circuits
15.1 Latches and Flip-Flops
15.1.1
15.1.2
15.1.3
15.1.4
15.1.5

The Latch
The SR Flip-Flop
CMOS Implementation of SR Flip-Flops
A Simpler CMOS Implementation of the Clocked SR Flip-Flop
D Flip-Flop Circuits

15.2 Semiconductor Memories: Types and Architectures


15.2.1 Memory-Chip Organization
15.2.2 Memory-Chip Timing
15.3 Random-Access Memory (RAM) Cells
15.3.1 Static Memory (SRAM) Cell
15.3.2 Dynamic Memory (DRAM) Cell
15.4 Sense Amplifiers and Address Decoders
15.4.1
15.4.2
15.4.3
15.4.4

The Sense Amplifier


The Row-Address Decoder
The Column-Address Decoder
Pulse-Generation Circuits

15.5 Read-Only Memory (ROM)


15.5.1 A MOS ROM
15.5.2 Mask-Programmable ROMs
15.5.3 Programmable ROMs (PROMs and EPROMs)
Summary
Problems

Part IV. Filters and Oscillators


Chapter 16. Filters and Tuned Amplifiers
16.1 Filter Transmission, Types, and Specification
16.1.1 Filter Transmission
16.1.2 Filter Types
16.1.3 Filter Specification
16.2 The Filter Transfer Function
16.3 Butterworth and Chebyshev Filters
16.3.1 The Butterworth Filter
16.3.2 The Chebyshev Filter
16.4 First-Order and Second-Order Filter Functions
16.4.1 First-Order Filters
16.4.2 Second-Order Filter Functions

16.5 The Second-Order LCR Resonator


16.5.1
16.5.2
16.5.3
16.5.4
16.5.5
16.5.6
16.5.7

The Resonator Natural Modes


Realization of Transmission Zeros
Realization of the Low-Pass Function
Realization of the High-Pass Function
Realization of the Bandpass Function
Realization of the Notch Functions
Realization of the All-Pass Function

16.6 Second-Order Active Filters Based on Inductor Replacement


16.6.1
16.6.2
16.6.3
16.6.4

The Antoniou Inductance-Simulation Circuit


The Op Amp-RC Resonator
Realization of the Various Filter Types
The All-Pass Circuit

16.7 Second-Order Active Filters Based on the Two-Integrator-Loop Topology


16.7.1
16.7.2
16.7.3
16.7.4

Derivation of the Two-Integrator-Loop Biquad


Circuit Implementation
An Alternative Two-Integrator-Loop Biquad Circuit
Final Remarks

16.8 Single-Amplifier Biquadratic Active Filters


16.8.1 Synthesis of the Feedback Loop
16.8.2 Injecting the Input Signal
16.8.3 Generation of Equivalent Feedback Loops
16.9 Sensitivity
16.9.1 A Concluding Remark
16.10 Switched-Capacitor Filters
16.10.1 The Basic Principle
16.10.2 Practical Circuits
16.10.3 A Final Remark
16.11 Tuned Amplifiers
16.11.1
16.11.2
16.11.3
16.11.4
16.11.5
16.11.6
16.11.7

The Basic Principle


Inductor Losses
Use of Transformers
Amplifiers with Multiple Tuned Circuits
The Cascode and the CC-CB Cascade
Synchronous Tuning
Stagger-tuning

Summary
Problems
Chapter 17. Signal Generators and Waveform-Shaping Circuits
17.1 Basic Principles of Sinusoidal Oscillators
17.1.1
17.1.2
17.1.3
17.1.4

The Oscillator Feedback Loop


The Oscillation Criterion
Nonlinear Amplitude Control
A Popular Limiter Circuit for Amplitude Control

17.2 Op-AmpRC Oscillator Circuits


17.2.1
17.2.2
17.2.3
17.2.4

The
The
The
The

Wien-Bridge Oscillator
Phase-Shift Oscillator
Quadrature Oscillator
Active-Filter-Tuned Oscillator 17.2.5 A Final Remark

17.3 LC and Crystal Oscillators


17.3.1 LC-Tuned Oscillators
17.3.2 Crystal Oscillators
17.4 Bistable Multivibrators
17.4.1
17.4.2
17.4.3
17.4.4

The Feedback Loop


Transfer Characteristics of the Bistable Circuit
Triggering the Bistable Circuit
The Bistable Circuit as a Memory Element

17.4.5 A Bistable Circuit with Noninverting Transfer Characteristics


17.4.6 Application of the Bistable Circuit as a Comparator
17.4.7 Making the Output Levels More Precise
17.5 Generation of Square and Triangular Waveforms Using Astable Multivibrators
17.5.1 Operation of the Astable Multivibrator
17.5.2 Generation of Triangular Waveforms
17.6 Generation of a Standardized PulseThe Monostable Multivibrator
17.7 Integrated-Circuit Timers
17.7.1 The 555 Circuit
17.7.2 Implementing a Monostable Multivibrator Using the 555 IC
17.7.3 An Astable Multivibrator Using the 555 IC
17.8 Nonlinear Waveform-Shaping Circuits
17.8.1 The Breakpoint Method
17.8.2 The Nonlinear-Amplification Method
17.9 Precision Rectifier Circuits
17.9.1
17.9.2
17.9.3
17.9.4
17.9.5
17.9.6
17.9.7
17.9.8
Summary
Problems

Precision Half-Wave RectifierThe "Superdiode"


An Alternative Circuit
An Application: Measuring AC Voltages
Precision Full-Wave Rectifier
A Precision Bridge Rectifier for Instrumentation Applications
Precision Peak Rectifiers
A Buffered Precision Peak Detector
A Precision Clamping Circuit

Das könnte Ihnen auch gefallen