Beruflich Dokumente
Kultur Dokumente
T E L
SECTION xx
UA16-UA32 board
Ed.01
A L C
T E L
Ed.01
Ref.3BA19919ENAA
xx. 3
xx. 3
xx. 3
xx. 4
xx. 9
xx. 9
xx.10
xx.10
xx.11
xx.13
xx.13
xx.14
xx.1
A L C
T E L
xx.2
Ref.3BA19919ENAA
Ed.01
A L C
T E L
44A03222203A100AAEN
1.
Overview
2.
Location
The UA interface is connected, via the backpanel, to the system and distribution frame.
Ed.01
Ref.3BA19919ENAA
xx.3
A L C
T E L
R1
T1
28 TYPE 1
LINKS
28 TYPE 1
LINKS
R 28
Backpanel
T 28
16 MHz
clock
8 kHz
frame sync
Backpanel
Processor led
UA
Busy led
Front
face
Converter sync
256 kHz
UA 1
DEM 1 to 5
32 UA lines
-48 V
MDF
0V48
UA 32
3.
Functional blocks
xx.4
Ref.3BA19919ENAA
Ed.01
A L C
T E L
lim 1
processor led
line busy led
UA interface
BACKPANEL
UA
1
line
UA interface
IMU
UA interface
IPCM 0
module UA
UA interface
UA 4
line
UA interface
UA 5
line
lim 2
lim 3
UA interface
IMU
UA interface
UA interface
Module 1
lim 4
IPCM 1
Module 2
UA 9..16
lines
Module 3
UA 17..24
lines
Module 4
UA 25..32
lines
IPCM 2
lim 1..16
IPCM 3
Processor
Interfaces
command
C1
T1/R1
to
T28/R28
16 MHZ
Common part
+5 V
+12 V
-5 V
Ed.01
UA 8
line
8 kHZ
CM8 converter
Ref.3BA19919ENAA
-48 V
256 kHz
xx.5
A L C
T E L
3.1.
UA module (QUA256)
This daughter board interfaces the UA links and board IPCMs. Two QUA256 are connected on a IPCM
link and each QUA256 processes four UA lines (8 QUA256 on the board). It comprises:
- 4 line interfaces,
- one PCM UA (IMU).
3.1.1. UA line interface
This interface carries out:
- conversion of the (0V/5V) signal into a (-2.5 V/2.5 V) signal sent on the UA line,
- protection of the PCM UA interface against over voltage and overload,
- passband filtering on IMU component input,
- UA line power supply in -48 V via a current limiter. This limiter inhibits UA line power supply
when the board is removed from the frame and protects the line and power supply against short
circuits and over voltages.
The UA line is made up of a twisted pair.
3.1.2. PCM UA interface (IMU)
This transmitter/receiver interfaces the system end IPCM link (2.048 Mbits, full duplex) and the terminal
end four UA links (628 Kbits, ping-pong mode). This component is transparent for UA frame content.
The UA link presents a 125 s frame with the following format.
Figure 3 : Format of the UA link frame
B B
30 31 0
1 2
5 6
D B B
7 8
channel
S0/T0 1
9 10 11
28 29
channel
S0/T0 2
125 s
32 TS
The B1, B2 and B3 channels carry voice and data from the UA terminal or S0 bus connected to the set.
The SIG channel carries UA set signalling and, where appropriate, the D channel of the S0 bus connected to the UA terminal.
Transmission of 4 x 64 Kbit/s channels (B1, B2, SIG, B3) is followed by reception of 4 x 64 Kbit/s
channels. The two phases are separated by a hold and propagation time, each starting with a synchronization bit (SYN).
Two register blocks (transmission and reception) synchronize the data between the four UA links and
the IPCM link. The data of the IPCM frame are temporarily stored before being sent to the four UA
links and vice versa.
xx.6
Ref.3BA19919ENAA
Ed.01
A L C
T E L
3.2.
Common part
The common part interfaces the UA board with the other system boards. For further details, refer to
the description of the common part.
The four IPCMs present the same configuration.
Figure 4 : Configuration of an IPCM
B B S B
Line
UA1
B B S B
---
B B S B
Line
UA4
125 s
---
Line
UA8
32 TS
Power supply
Ed.01
Ref.3BA19919ENAA
xx.7
A L C
T E L
xx.8
Ref.3BA19919ENAA
Ed.01
A L C
T E L
44A03222203A020AAEN
1.
Reference
Ed.01
Ref.3BA19919ENAA
xx.9
A L C
T E L
2.
Overview
Figure 5 : The UA board with its straps
H1
H2
3.
UA board assembly
xx.10
Ref.3BA19919ENAA
Ed.01
A L C
T E L
X900
Flashing
with EPROM
X900
X900
Operating mode
X11
4.
X11
X11
UA16
UA32
CPU
CPU
BSY
BSY
Meaning
Meaning
Always ON
Initializing
Loading in progress
Ed.01
Ref.3BA19919ENAA
xx.11
A L C
T E L
10 ms (ON) / 10 ms (OFF)
Boot flashing
CPU waiting
Cheksum error
xx.12
Ref.3BA19919ENAA
Ed.01
A L C
T E L
44A03222203A030AAEN
1.
Connection
The UA32 or UA16 board is plugged in an interface position of the ACT shelf.
Figure 8 : Connection diagram
Backplane
UA32/16 board
If the connection is :
Ed.01
Ref.3BA19919ENAA
xx.13
A L C
T E L
- by cable : in this case, distribution frame is carried out with a Type 1 cable with or without
distribution module (see module TY1 64PTSDIN cable - Hardware description or module TY1
64PTSDIN cable with module - Hardware description ),
- by patch panel (VH cabinet only) : in this case, the connection is carried out directly using the
patch panel : 2-wire 32-port module (see module VH rack - Connection - 32 ports module ).
2.
Output pins
The output pins of the UA32 / UA16 board are shown below. For UA16 board the output pins a17/b17
> a32/b32 are not connected.
Backpanel rear side view
C
xx.14
b1
a1
b2
a2
b3
a3
b4
a4
b5
a5
b6
a6
b7
a7
b8
a8
b9
a9
10
b10
a10
11
b11
a11
12
b12
a12
13
b13
a13
14
b14
a14
15
b15
a15
16
b16
a16
17
b17
a17
18
b18
a18
19
b19
a19
20
b20
a20
21
b21
a21
Ref.3BA19919ENAA
Ed.01
A L C
T E L
Ed.01
22
b22
a22
23
b23
a23
24
b24
a24
25
b25
a25
26
b26
a26
27
b27
a27
28
b28
a28
29
b29
a29
30
b30
a30
31
b31
a31
32
b32
a32
Ref.3BA19919ENAA
xx.15