Beruflich Dokumente
Kultur Dokumente
Contents
Introduction
Benefit and Advantages
Architecture
Case study
Conclusion
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
-2-
Introduction
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
-3-
Advantages
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
-4-
Advantages
-5-
Advantages
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
-6-
VWF Architecture
-7-
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
-8-
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
-9-
Input decks can be loaded from text files, pasted from another directory,
imported from DeckBuild, or loaded from a CSV repository
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 10 -
Quest
Atlas
SmartSpice
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 11 -
External files used in the input deck are loaded in the database using the
Resources menu
External file
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 12 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 13 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 14 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 15 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 16 -
Open Interface
(Java Script) for implementing
custom optimization target
functions
Complex experiment types
combining DOE and
optimization
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 17 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 18 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 19 -
Run-time output and simulation results are attached to each node and are
available in real time
Can be opened from worksheet and tree views
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 20 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 21 -
Simulation results
Target function (cost)
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 22 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 23 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 24 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 25 -
A direct link to SPAYN allows statistical analysis and RSM generation for
DOE experiments
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 26 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 27 -
Case Study
Sensitivity Analysis
Impact of Process Variation on Circuit Performance
3D Parasitic Capacitance Optimization
3D Stress Simulation for Mobility Enhancement Optimization
CIGS Solar Cell Optimization
Ge solar cell External Quantum Efficiency Optimization
Inductor Performance Optimization
Inductor PDK Generation
Comparison between Doe and Optimization approaches
Managing Circuit Simulation
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 28 -
Sensitivity Analysis
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 29 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 30 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 31 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 32 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 33 -
IN
OUT
PMD_THICK
- 34 -
OUT
IN
PMD_THICK
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 35 -
Lg = 50nm
SiN
Gate
height/width
150 / 50nm
Fin
Buried Oxide
height/width
50 / 50nm
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 36 -
3-D stress contour profiles along the channel in the <100> fin direction
Channel under compressive stress
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 37 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 38 -
50nm
100nm
250nm
500nm
50nm
75nm
150nm
- 39 -
300nm
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 40 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 41 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 42 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 43 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 44 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 45 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 46 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 47 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 48 -
Ge Solar Cell
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 49 -
Ge Solar Cell
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 50 -
Ge Solar Cell
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 51 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 52 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 53 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 54 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 55 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 56 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 57 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 58 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 59 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 60 -
DOE
Approach
Optimization
Approach
Gate Oxidation
Time
Gate Oxidation
Temperature
Vt Adjust Dose
Vt Adjust Energy
11min
940 C
9.6e11at/cm2
8.15Kev
11.95min
934 C
1e12at/cm2
9.3Kev
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 61 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 62 -
Input deck, variables definition and tree view representation defined within
the VWF GUI
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 63 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 64 -
Corner analysis (impact of spice models: typical, slow and fast). Circuit
output is 1 for all spice models used
Simulation conditions were Vdd=5V, C=1e-12F, Temperature=25C and
spice model=typical
Zoom
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 65 -
Zoom
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 66 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 67 -
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 68 -
Conclusion
Virtual Wafer Fab Automated Design of Experiments (DOE) and Optimization Framework
- 69 -