Sie sind auf Seite 1von 8

Set No.

Code No: RR220203

II B.Tech II Semester Supplementary Examinations, Aug/Sep 2006


LINEAR AND DIGITAL IC APPLICATIONS
( Common to Electrical & Electronic Engineering, Electronics & Computer
Engineering and Instrumentation & Control Engineering)
Time: 3 hours
Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks

1. (a) Draw the pin diagram and schematic symbol of a typical OP-AMP IC741 and
explain the function of each pin.
(b) Discuss the three basic types of linear IC packages and briefly explain the
characteristics of each.
(c) State the two types of integrated circuits classified according to their mode of
operation and briefly explain the significance of each.
[6+6+4]
2. (a) List and explain the two special cases of inverting amplifiers.

[6]

(b) What is a voltage follower? What are its features and applications?

[4+6]

3. (a) Draw the diagram of a monolithic Sample-and hold circuit and explain its
operation.
[2+5]
(b) Explain the terms Aperture time, Aperture uncertainty and Hold-mode settling time with respect to the above circuit.
[3x3]
4. (a) Explain the operation of Astable multivibrator using 555 timer.
(b) Design a square waveform generator of frequency 1kHz and duty cycle of 75%
using 555 timer.
[8+8]
5. (a) Give the block diagram of PLL and explain about each block in detail.

[8]

(b) Define the following terms with reference to PLL


i. Lock range
ii. Capture range
iii. Pull-in-time.
[3+3+2]
6. (a) Explain the term Frequency Sealing with suitable example.
(b) Design a wide band-pass filter with fL =200Hz. FH =1KHz and a pass-band
gain=4. Draw the frequency response and calculate Q factor for the filter.
[6+10]
7. For the given circuit shown below (figure 1):
(a) Explain the operations of the circuit with the help of Truth-Table.
(b) If hF E of Q1 is 30, find hF E min of Q2
1 of 2

Set No. 1

Code No: RR220203

Figure 1:
(c) If hF E of Q2 is 30, what is Fan-Out?
(d) Find Noise-Margin.

[4x4]

8. (a) Draw the circuit of a Weighted Resistor DAC and obtain expression for n-bits.
(b) Sketch the Analog output voltage for the given digital input code.
(c) What are the major disadvantages in this type?

2 of 2

[6+5+5]

Set No. 2

Code No: RR220203

II B.Tech II Semester Supplementary Examinations, Aug/Sep 2006


LINEAR AND DIGITAL IC APPLICATIONS
( Common to Electrical & Electronic Engineering, Electronics & Computer
Engineering and Instrumentation & Control Engineering)
Time: 3 hours
Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks

1. (a) Define the terms : SVRR,CMRR, input bias current, input offset voltage,Gain
Bandwidth product
(b) What are the differences between the inverting and non inverting terminals?
What do you mean by the term virtual ground?
[10+6]
2. (a) Explain the operation of a scale changer with circuit diagram.

[2+4]

(b) Describe the principle of operation of a peak detector with wave forms. [10]
3. (a) Discuss the functioning of a practical differentiator and derive the necessary
expressions.
(b) Design an Op-Amp differentiator that will differentiate an input signal with
fmax = 100 Hz.
[8+8]
4. (a) Explain the significance of each of comparators and operation of 555 timer.
[3+5]
(b) Explain the application of 555 timer as Linear ramp generator.

[8]

5. (a) Explain in detail the following terms with reference to PLL


i.
ii.
iii.
iv.
(b)

Lock range
Capture range
Capture transient
Pull-in-time.

[4+4]

i. Draw the internal functional diagram of NE 566 VCO and derive expression for free running frequency.
ii. From the given component values find the free running frequency Control
voltage VC = 10.9V , VCC = 12V , R1 =4.7k and C1 =1.1nF .
[4+4]

6. (a) Explain the term VSVS configuration. Design a VCVS low-pass Butterworth second order filter with a cutoff frequency of 4 kHz. Assume necessary
data in the design process.
(b) Design a second order IGMF band-pass filter with the following specifications
: fo =500 Hz; Gain at resonance=-5 and band-width=50Hz. Use the circuit
shown below (figure 1). Assume necessary data
[8+8]
1 of 2

Set No. 2

Code No: RR220203

Figure 1:
7. (a) What is meant by Tri-state logic ? Draw the circuit of Tri-state TTL logic
and explain its functions.
(b) Draw the circuit of ECL logic OR/NOR gate and explain its functions. [8+8]
8. (a) Give the working principle of Analog-Multiplexer. Give block diagram of a 16
input analog multiplexer using CMOS gates and explain how it works.
(b) Draw the circuit diagram of sample and hold circuit and explain its working.
[8+8]

2 of 2

Set No. 3

Code No: RR220203

II B.Tech II Semester Supplementary Examinations, Aug/Sep 2006


LINEAR AND DIGITAL IC APPLICATIONS
( Common to Electrical & Electronic Engineering, Electronics & Computer
Engineering and Instrumentation & Control Engineering)
Time: 3 hours
Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks

1. (a) Discuss the electrical characteristics of an OP-AMP in detail.


(b) Draw an ideal voltage transfer curve of an OP-AMP.
(c) What are the features of IC 741?

[10+2+6]

2. (a) Give circuit of a scale changer and inverting summer using Op-Amp and explain their operation.
(b) The circuit of a inverting summing amplifier is designed with R1 = R = 1K,
and R2 = 2R1 , R3 = 2R2 , .. Rn = 2Rn1 . the input voltages v1 , v2 , . vn can
be 0 or 10V.
i. Determine the minimum output voltage, assuming at least one input is
non-zero. The maximum allowable resistance is 55K.
[8+8]
3. (a) Briefly describe three uses of an analog multiplier.

[8]

(b) What do you mean by sampling? Explain the basic circuit for sample and
hold circuit.
[2+6]
4. Design and explain a 555 Astable multivibrator to operate at 10 KHz with 40%
duty cycle.
[12+4]
5. (a) What is the working principle of PLL. Give the block diagram of 565 PLL
with its pin configuration (DIP) and explain about each block.
(b) Define the following terms :
i. Lock- in-range
ii. Capture range
iii. Pull-in-time.
(c) Give any one applications of PLL and explain it in detail.

[5+5+6]

6. (a) Explain the term VSVS configuration. Design a VCVS low-pass Butterworth second order filter with a cutoff frequency of 4 kHz. Assume necessary
data in the design process.
(b) Design a second order IGMF band-pass filter with the following specifications
: fo =500 Hz; Gain at resonance=-5 and band-width=50Hz. Use the circuit
shown below (figure 1). Assume necessary data
[8+8]
1 of 2

Set No. 3

Code No: RR220203

Figure 1:
7. (a) When do we prefer H.T.L. (High-Threshold Logic) gate? And explain why ?
(b) Draw the Integrated circuit of H.T.L. 3-input NAND gate, and explain its
operation with the help of Truth Table.
(c) Find out the average power dissipation of the gate.

[6+5+5]

8. (a) Compare different A/D converters for their merits and demerits.
(b) Give the schematic circuit diagram of a successive approximation type A/D
converter and explain the operations of this system.
[8+8]

2 of 2

Set No. 4

Code No: RR220203

II B.Tech II Semester Supplementary Examinations, Aug/Sep 2006


LINEAR AND DIGITAL IC APPLICATIONS
( Common to Electrical & Electronic Engineering, Electronics & Computer
Engineering and Instrumentation & Control Engineering)
Time: 3 hours
Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks

1. (a) What are the three differential amplifier configurations? Compare and contrast these configurations.
[3+6]
(b) what is a level translator circuit? Why is it used with the cascaded differential
amplifier used in OP-AMPS?
[1+2]
(c) Explain the term Slew Rate and how it affects the frequency response of an
an OP-AMP?
[2+2]
2. (a) With a circuit diagram and waveform explain the operation of an inverting
and non-inverting comparators?
[2x6]
(b) What is the limitation of Op-Amp as comparators?

[4]

3. (a) Sketch the circuit of a logarithmic amplifier using one op-amp and explain its
operation. State its application.
[2+4+2]
(b) What is a sample and hold circuit? Why is it needed? Draw a sample and
hold circuit and explain its operation.
[2x4]
4. Explain the use of 555 timer as free running ramp generator and draw the output
waveforms.
[16]
5. (a) Give the block diagram of NE 565 PLL and explain the role of each block.
Make circuit connections to track the incoming signal and explain its operations.
(b) With neat sketches, explain the following terms:
i. Lock-in-range
ii. Capture range
iii. Pull-in time.
(c) Sketch the capture transient and explain why it is generated before locking?
[6+5+5]
6. (a) What are the advantages of active filters over passive ones?
(b) Design a second order low pass Butterworth filter for a cut off frequency of
2kHz. Assume necessary data.
(c) What is an all pass filter? Draw the circuit of the filters.

[5+6+5]

7. (a) Realize the given expression y = AB + CD using N-Mos logic and verify it.
What is the name of the given function and what is its advantage?
1 of 2

Set No. 4

Code No: RR220203

(b) Compare the relative merits of NMOS, CMOS, TTL and ECL logic families.
[8+8]
8. (a) List out and compare different types of A/D converters.
(b) Give the schematic circuit diagram of the fastest A/D converter and explain
its operation.
[8+8]

2 of 2