4 views

Uploaded by Aminul Islam

a

- E415-EC415-IC-ANALYSIS-DESIGN-AND-APPLICATIONS
- Computing With Switches and Circuits (1)
- 1.ISCA-JEngS-2012-009
- IC Design File
- Tate 2008
- 29-CourseRecap
- VLSI Lab manual
- Multiplexer&Demultiplexer
- Flip Flops Revised
- Maj2-202-T102 - Key
- 11673
- HTML5 and CSS3 Visual Quick Start Guide 7th Edition V413HAV
- 03-ProgLogicx2
- Sol_HA12
- 05191026kmg
- Small Signal Amplifiers - Lesson 5 - BJT Small Signal Analysis
- Digital System
- 15
- Simulation of Booth Multiplier with Verilog-XL
- Op-Amp Based Questions

You are on page 1of 6

In this experiment students will learn how to design and implement multiplexers (MUX) and

demultiplexers (DeMUX) of different sizes using basic logic gates. They will also learn how

to construct bigger multiplexer using smaller multiplexers.

Theory and Methodology:

A multiplexer (or mux) is a device that selects one of several inputs and forwards the selected

n

input into a single line. A multiplexer of 2 inputs has n selection lines, which are used to

select which input has to be sent to the output. A multiplexer is also called a data selector.

A demultiplexer (or demux) is a device taking a single input and selecting one of many dataoutput-lines, which is connected to the single input.

Multiplexer:

In computer system, it is often necessary to choose data from exactly one of a number of

possible sources. Suppose that there are four sources of data, provided as input signals

D0 ,D1, D2 and D3. The values of these signals change in time, perhaps at regular intervals.

We want to design a circuit that produces an output that has the same value as either D 0 or D1

or D2 or D3, dependent on the values of two selection pins S 1 and S0. Here, the number of

selection pin is two. Four combinations are possible using these two selection pins S 1 and S0,

such as (S1, S0) = (0,0), (0,1), (1,0), (1,1). Each combination is dedicated for each input. Let

us consider the output variable is f. Now if S1 = 0 and S0 = 0 then f = D0, if S 1 = 0 and S0 = 1

then f = D1, if S1 = 1 and S0 = 0 then f = D2 and if S1 = 1 and S0 = 1 then f = D3.

It is important to know that there is a relationship between the number of input and the

n

number of selection pins. If the number of selection pin of a MUX is n, then maximum 2

n

inputs are possible for that MUX. And the MUX will be called as 2 to1 line MUX. The MUX

we are going to design is a 4to1 MUX. There could be also 2to1 MUX, 8to1 MUX, 16to1

MUX etc.

For our design, there are 4 inputs and 2 selection pins. So actually we have 6 inputs. Now if

we draw the truth table for 6 different inputs, there will be 64 input combinations. But

fortunately we can do it in a more convenient way as given below.

Table:1

S1

S0

D0

D1

D2

D3

From the above truth table, we can write the function as given below.

Demultiplexer:

A Demultiplexer or Demux is opposite to the multiplexer. It has only one input and several

outputs and one or more selection pins. Depending on the combination of selection input, the

data input will be routed to one of many outputs. Other inputs will be low. Depending on the

number of output, demultiplexers are termed as 1to2, 1to4 and 1to8 demultiplexers etc. If the

n

number of selection pin is n, then maximum 2 outputs can be accommodated.

We are going to design a 1to4 line demux having an input Din, two selection pins S1 and S0

and four outputs D0 ,D1, D2 and D3. Now if S1 = 0 and S0 = 0 then D0 = Din, if S1 = 0 and S0

= 1 then D1 =Din, if S1 = 1 and S0 = 0 then D 2 = Din and if S1 = 1 and S0 = 1 then D3 = Din.

We can draw the truth table as given below.

Table:2

S1

S0

D0

D1

D2

D3

Din

Din

Din

Din

From the above truth table we can write the functions for D 0 ,D1, D2 and D3 as given below.

Figure 2: 1 to 4 Demultiplexer

It is also possible to construct 4to1 multiplexer (and 1to4 demultiplexer) using 2to1

multiplexers (1to2 demultiplexers) only. Figure 3 and figure 4 show the construction of 4to1

multiplexer using 2to1 multiplexers and 1to4 demultiplexer using 1to2 demultiplexers only.

D0

D1

Din

D2

D3

S1 S 0

Figure 4: 1to4 demultiplexer using 1to2 dmultiplexers.

Pre-Lab Homework:

Read about the characteristics of Multiplexer and De-multiplexer circuits from any book or

websites and use NI Multisim to generate the output of the circuits provided in this lab sheet.

Save the simulation results and bring it to the lab.

Apparatus:

1. NOT Gate 2. AND Gate 3. OR Gate -

IC 7404

IC 7408

IC 7408

Precautions:

Have your instructor check all your connections after you are done setting up the circuit and

make sure that you apply only enough voltage to turn on the chip, otherwise it may get

damaged.

Experimental Procedure:

1) We connected the circuit according to the figures.

2) We used the toggle switches on the trainer board for providing input signal to the

circuits. After that we connected the outputs to the LEDs on the trainer board.

3) Ther applying the input signals we observed and noted the corresponding output

signals.

Simulation and Measurement:

Compare the simulation results with your experimental data and comment on the differences

(if any).

Design and simulate the following circuits.

1) 8to1 multiplexer using basic logic gates.

Interpret the data/findings and determine the extent to which the experiment was successful

in complying with the goal that was initially set. Discuss any mistake you might have made

while conducting the investigation and describe ways the study could have been improved.

Reference(s):

1. Fundamentals of Digital Logic with verilog design by Brown & Vranesic

- E415-EC415-IC-ANALYSIS-DESIGN-AND-APPLICATIONSUploaded byvijaykumar
- Computing With Switches and Circuits (1)Uploaded byMalkeet Singh
- 1.ISCA-JEngS-2012-009Uploaded byraghav kumar
- IC Design FileUploaded byVarun Sahani
- Tate 2008Uploaded byganesh
- 29-CourseRecapUploaded byVenkata Anil Kumar
- VLSI Lab manualUploaded byramanujamdinesh
- Multiplexer&DemultiplexerUploaded bynicksolden
- Flip Flops RevisedUploaded byKaustav Mitra
- Maj2-202-T102 - KeyUploaded bymirzabaa
- 11673Uploaded bybassward
- HTML5 and CSS3 Visual Quick Start Guide 7th Edition V413HAVUploaded byAntonio Johnson
- 03-ProgLogicx2Uploaded byTema Hassan
- Sol_HA12Uploaded byegupta1
- 05191026kmgUploaded byGayathri Srinivasa
- Small Signal Amplifiers - Lesson 5 - BJT Small Signal AnalysisUploaded byMladen Hruska
- Digital SystemUploaded byUttam Rai
- 15Uploaded byChandrashekara Mn
- Simulation of Booth Multiplier with Verilog-XLUploaded bymachnik1486624
- Op-Amp Based QuestionsUploaded bychandan kumar
- Pages From TC-33V9Uploaded byValentino Mirica
- 30 Projetos PIC BASIC ( Vale a Pena Muito Show )Uploaded byLeonardo de Sousa
- D08SE3-EXTC-edcircUploaded byHardik Shah
- Midterm 09Uploaded byTaha Etem
- 7405 LS - Hex InverterUploaded byqweewqewq
- Verilog_Still in Love with my X.pdfUploaded bypnrgoud
- YD013778785Uploaded byAnonymous 7VPPkWS8O
- Arithmetic Logic UnitUploaded byNarendra Achari
- Eprom InterfacingUploaded bydaniel
- EEED114 final Sem 2 20142015Uploaded byShangkaran Radakrishnan

- README - NotepadUploaded bydentonous1
- At 90 Can 128Uploaded byMahmoud Al
- Wam Cycle4 ManualUploaded bylancuong1325
- Encryption of Files and Web.configUploaded byanon-581778
- Atmel QuadratureDecoding doc8109Uploaded byT Sirith
- Sample Resume QA Software Tester MidlevelUploaded byjj
- Consuming EJBs in Web Dynpro Java CE71Uploaded bySumeet Das
- Quiz Add MathUploaded byAng Xi Xiang
- MATH221 W2 Lab ExcelUploaded byAMF
- Teaching SAP BIUploaded bySreeram Sreeram
- struts_01Uploaded byphani
- MechAnalyzer_V4_UserManualUploaded byMECANISMOS ufba
- Experiment 10(Counters)Uploaded bygroupidb3
- Ag Posdm Sp09Uploaded byCB1234
- lec3Uploaded bybsnl007
- Advanced Features of Atmega8 Micro ControllerUploaded byvirilebuddy
- ReadMe_Patch.txtUploaded byMarci Kiss
- 2. Networking BasicsUploaded byapi-25988294
- MicrosoftOnlineServicesTerms(Spanish)(May2018)(CR)Uploaded byi92segoa
- Electrify America Announcement on Partial Network Shutdown 1.25.2019Uploaded byFred Lamert
- HPE Store OnceUploaded byAbhijeet Kumar
- Chapter 9Uploaded byAgradecidoHuésped
- power system securityUploaded byChunduri Rambabu
- IyCnet Twido FAQUploaded byrahul_220980
- Sdt-II Sw Manual en v03.11Uploaded bygrafzed
- Pengolahan Alginat Dari Rumput LautUploaded byervinameladewi
- Net Admin QuestionsUploaded byDc Link
- Kumar (2014) Network Analysis Using GIS TechniquesUploaded byAndi Febrian Wahyudi
- DB2SQLRefVol1-db2s1e971.pdfUploaded bySiranjeevi Mohanaraja
- Collision DetectionUploaded byRodrigo Caldeira