Beruflich Dokumente
Kultur Dokumente
applications
2241
www.ijarcet.org
C) Comparator
The comparator is an essential part in the SAR ADC to
perform the binary search algorithm. Comparator in the SAR
ADC takes more power consumption than the other blocks. A
comparator generates a logic output high or low based on the
comparison of the analog input with a reference voltage.
In an ideal comparator, with infinite gain, for input
voltages higher than the reference voltage, the comparator
outputs logical one and for the input voltages lower than the
reference voltage it produces zero at the output.
D) SAR LOGIC
Successive Approximation Register (SAR) control
logic determines each bit successively. The SA register
contains N bit for an N-bit ADC. There are 3 possibilities for
each bit, it can be set to 1, reset to 0 or keeps its value. In
the first step, MSB is set to 1 and other bits are reset to 0,
the digital word is converted to the analog value through
DAC. The analog signal at the output of the DAC is inserted
to the input of the comparator and is compared to the
sampled input.
www.ijarcet.org
2242
In the below Figure In-given to the -ve terminal and the In+
given to the +ve terminal of comparator, when In+ > In- the
output is Out (5 volts) and 0 volts when In+ < In-.
C) SAR Logic
B) Comparator
A comparator generates a logic output high or low based on
the comparison of the analog input with a reference voltage.
2243
www.ijarcet.org
V. CONCLUSION
A successive approximation ADC is suitable for operation
at ultra low supply voltage is realized in a 0.13um CMOS
technology using standard threshold CMOS devices and
avoiding the bootstrapping techniques. This SAR ADC is
well suited for biomedical applications such as Pacemaker,
MRI and EEGs.
Fig 8: Waveforms of SAR logic
D) SAR ADC
REFERENCES
[1] Rudy van de Plassche, CMOS Integrated
Analog-to-Digital and Digital-to-Analog Converters 2nd
Edition, Springer International Edition.
[2] John F. Wakerly, Digital Design Principles and
Practices, 3rd Edition, Pearson Education.
[3] Randall L.Geiger, Phillip E.Allen and Noel R.Strader,
VLSI Design Techniques For Analog And Digital
Circuits, McGraw-Hill Inc,1990.
[4] Hui Zhang, Yajie Qin, Zhiliang Hong. A 1.8-V 770-nW
Biopotential Acquisition System for Portable
Applications. IEEE Proc. Biomedical Circuits and
Systems Conference, 2009: 93
2244
Authors Biography
Md. Kareemoddin was born in Karimnagar district, A.P,
India. He received B-Tech in Electronics and
Communication Engineering from Kamala Institute of
Technology and Sciences, Karimnagar (dist), A.P, India.
Perusing M. Tech in Embedded Systems at SR Engineering
College, Warangal, A.P, India.
received M-Tech from SR Engineering
College, Warangal, A.P, India. He is working as Assistant
Professor for dept of Electronics and Communication
Engineering, SR Engineering College, Warangal, A.P, India.
He has 6 years of teaching experience in reputed engineering
colleges. His research interests include VLSI and Embedded
Systems.
A.ASHOK KUMAR
2245
www.ijarcet.org