Beruflich Dokumente
Kultur Dokumente
Circuits
ECE4420
Reading 5.8
Vdd
+
-
Digital
Circuits
Tclk
P switching
Tclk
1
=
Vdd * Isupply (t)dt = fclk ! Vdd * Isupply (t)dt
!
Tclk 0
0
Average power per clock period
Power Components
Tclk
P = fclk
! Vdd * I
supply
dt
Dynamic Power
capacitive switching
Static Power
Leakage currents
DC standby power
(e.g. pseudo-nmos
circuits)
Dynamic Power:
Capacitive Switching
Due to charging and discharging of capacitors!
Vdd
RC model
Dissipates 1/2CV2 as heat!
+ Vinput
Stores 1/2CV2 on cap!
Dynamic Power:
Capacitive Switching
During discharge event cap energy dissipates as
heat through resistor!
Vdd
RC model
Dissipates 1/2CV2 as heat!
+ Vinput
Cap is initially charge!
Dynamic Power:
Capacitive Switching
During a single binary transition dissipates 1/2CV2
energy as heat!
To reduce power dissipation
Pdyn
Reduce capacitance
1
2
= CVdd fclk
2
Dynamic Power:Capacitive
Switching
Activity factor 1: fraction of clock periods where output has a binary transition
1
2
P = a CVdd fclk
2
Activity factor 2: fraction of clock periods where the output is switching low-to-high
P = ! 0"1CV f
2
dd clk
Vdd
+
Vinput
+
Vdd -|Vtp|
Vtn
Pulse input voltage source with finite risetime, Trise
Isc
Vdd
Vout
+
Vinput
+
-
Vdd -|Vtp|
Vin
Fast rise and fall times (i.e. edge rates) can reduce SC power
Definition/Causes of Glitches
01
10
A
B
OUT
glitch
Static Power
Subthreshold leakage currents are the dominate source
(also pn junction leakage)
Ileak
"VDS
W
!
L
Ileak ! (1" e kT / q )
Ileak ! e
"
VTn
kT / q
Static Power
Ileak
W
!
L
Ileak ! e
"
VTn
kT / q
"VDS
Ileak ! (1" e kT / q )
High VDS es Ileak!
2W
4W
2W
2W
2W
Clock Period/Switching
Assumption
The following slides assume that we have one binary
transition during a clock period (i.e. glitch free).
Vdd +Vinput
+-
Vclk(t)
Vinput(t)
t=0
t=Tclk
t=2Tclk
Vdd
+
-
Vdd
+
-
For this case, I have put in both circuits in one file so I have specified TWO supply voltages!
= 1.300e+00 0:2
= 1.300e+00
= 1.472e-07 0:3
= 1.300e+00
Low-to-High SC Power
low-to-high transitions
Vdd
+
Vinput
+
-
ISC
For this case the short circuit current can be determined from the nFET.
High-to-Low SC Power
ISC low-to-high transitions
Vdd
+
Vinput
+
-
For this case the short circuit current can be determined from the pFET.
HSPICE simulation
Tclk
EscHL = Vdd
! i(m )dt
p
Vdd
2Tclk
+
Vinput
+
-
EscLH = Vdd
Tclk
i(mn )dt
+
-
Tclk
Etotal _ HL = Vdd
E total =
dd
)dt
0
2Tclk
Etotal _ LH = Vdd
Etotal _ HL + Etotal _ LH
2
! i(V
i(Vdd )dt
Tclk
Because we are focused on the output, for this calculation we are ignoring energy from Vinput.
+
-
E total =
Etotal _ HL + Etotal _ LH
2
E total
P=
Tclk
For this calculation we are ignoring energy from Vinput.
HSPICE Code
Total Power Measurements
.option post INGOLD=2
.lib 'mos.lib' PMOS130nm
.lib 'mos.lib' NMOS130nm
.param supply = 1.3
Vsupply Vdd 0 'supply'
Vinput 1 0 pulse (0 'supply' 0 30p 30p 1n 2n)
mn 2 1 0 0 n l=0.130u w=2.0u
mp 2 1 Vdd Vdd p l=0.130u w=4.0u
Cout 2 0 100f IC = supply
.tran 1p 3n
Note: The
words in bold
are keywords in
HSPICE!
Results
Total Energy
Etotal_HL = 5.127fJ
Etotal_LH = 0.1851pJ
ESC_LH = 3.265fJ
Leakage Power
Plow = 485.8pW
Phigh = 18.72pW
Calculation of Dynamic
Energy with HSPICE
You cannot measure the dynamic power directly with
HSPICE; however, you can solve for dynamic components
because all OTHER components are known.
E dyn =
Edyn _ HL + Edyn _ LH
2
Calculation of Dynamic
Energy with HSPICE
Etotal _ LH = ESC _ LH + Edyn _ LH + Pstatic _ highTclk
0.1851pJ = 3.265fJ + Edyn _ LH + (18.72pW)1ns
Edyn _ LH = 181.83fF
Calculation of Dynamic
Energy with HSPICE
Etotal _ HL = ESC _ HL + Edyn _ HL + PlowTCLK
5.127fJ = 5.690fJ + Edyn _ HL + (485.8pW)1ns
Edyn _ HL = !0.563fJ
This should be much smaller than the 1/2CVdd (and it is!)
because the power supply is not providing energy to the
circuit.. The circuit is discharging energy stored in
capacitive node!
WHY IS THIS NEGATIVE? This is due to the feedthrough
current that is provided by Vinput! (see next page)
Feedthrough Current
feedthrough current = capacitive current from gate to drain!
feedthrough current cause voltage over/undershoot!
Vdd
Vinput
+
-
P total =
P total
Etotal _ LH + Etotal _ HL
2
5.127fJ + 185.1fJ 1
=
= 95.11W
2
1e ! 9