Beruflich Dokumente
Kultur Dokumente
FEATURES
n
n
n
n
n
n
n
n
n
APPLICATIONS
n
n
n
n
L, LT, LTC, LTM, Linear Technology, the Linear logo and Burst Mode are registered trademarks
of Linear Technology Corporation. All other trademarks are the property of their respective
owners.
TYPICAL APPLICATION
Efficiency vs Load Current
90
VIN
LTC3388-1/
LTC3388-3
2.2F
25V
4.7F
6V
80
100H
CAP
SW
VIN2
VOUT
EN
PGOOD
STBY
D0, D1
GND
338813 TA01a
VOUT
47F
6V
2
OUTPUT
VOLTAGE
SELECT
EFFICIENCY (%)
1F
6V
70
60
50
40
30
20
VIN = 3.0V
VIN = 10V
VIN = 20V
10
0
10
100
1m
LOAD CURRENT (A)
10m
338813 TA01b
338813f
LTC3388-1/LTC3388-3
ABSOLUTE MAXIMUM RATINGS
(Note 1)
ISW .......................................................................210mA
Operating Junction Temperature Range
(Notes 2, 3) ............................................ 40C to 125C
Storage Temperature Range .................. 65C to 125C
Lead Temperature (Soldering, 10 sec)
MSE Only .............................................................. 300C
PIN CONFIGURATION
TOP VIEW
TOP VIEW
10 PGOOD
EN
STBY
CAP
VIN
7 VIN2
SW
6 VOUT
11
GND
EN
STBY
CAP
VIN
SW
9 D0
8 D1
1
2
3
4
5
11
GND
10
9
8
7
6
PGOOD
D0
D1
VIN2
VOUT
MSE PACKAGE
10-LEAD PLASTIC MSOP
DD PACKAGE
10-LEAD (3mm s 3mm) PLASTIC DFN
TJMAX = 125C, JA = 43C/W, JC = 7.5C/W
EXPOSED PAD (PIN 11) IS GND, MUST BE SOLDERED TO PCB
ORDER INFORMATION
LEAD FREE FINISH
PART MARKING*
PACKAGE DESCRIPTION
TEMPERATURE RANGE
LTC3388EDD-1#PBF
LTC3388EDD-1#TRPBF
LFWN
40C to 125C
LTC3388IDD-1#PBF
LTC3388IDD-1#TRPBF
LFWN
40C to 125C
LTC3388EMSE-1#PBF
LTC3388EMSE-1#TRPBF
LTFWM
40C to 125C
LTC3388IMSE-1#PBF
LTC3388IMSE-1#TRPBF
LTFWM
40C to 125C
LTC3388EDD-3#PBF
LTC3388EDD-3#TRPBF
LFWQ
40C to 125C
LTC3388IDD-3#PBF
LTC3388IDD-3#TRPBF
LFWQ
40C to 125C
LTC3388EMSE-3#PBF
LTC3388EMSE-3#TRPBF
LTFWP
40C to 125C
LTC3388IMSE-3#PBF
LTC3388IMSE-3#TRPBF
LTFWP
40C to 125C
Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/
338813f
LTC3388-1/LTC3388-3
ELECTRICAL CHARACTERISTICS
The l denotes the specifications which apply over the full operating
junction temperature range, otherwise specifications are for TA = 25C (Note 2). Unless otherwise noted, VIN = 5.5V.
SYMBOL
PARAMETER
VIN
IQ
VIN = 2V
VIN = 4V
VIN = 20V
ISW = 0A (Note 4)
IQ,STBY
CONDITIONS
600
1100
1200
250
nA
nA
nA
A
VIN = 4V
VIN = 4V
720
2000
1100
3000
nA
nA
520
620
800
900
nA
nA
VUVLO
VIN Rising
VIN Falling
VOUT
l
l
2.5
2.3
2.65
2.15
V
V
l
l
1.208
1.192
1.260
1.140
V
V
l
l
1.508
1.492
1.560
1.440
V
V
l
l
1.808
1.792
1.863
1.737
V
V
l
l
2.508
2.492
2.600
2.400
V
V
l
l
2.816
2.784
2.912
2.688
V
V
l
l
3.016
2.984
3.105
2.895
V
V
l
l
3.316
3.284
3.399
3.201
V
V
l
l
5.016
4.984
5.180
4.820
V
V
83
92
PGOOD Threshold
VOL, PGOOD
IVOUT
IPEAK
100
IOUT
50
RP, BUCK
RN, BUCK
UNITS
400
720
820
150
VIN = 4V
VIN = 20V
2.7
MAX
TYP
20
IQ,SD
VOUT
MIN
l
%
0.2
60
120
150
1.3
100
nA
nA
210
mA
mA
1.1
l
338813f
LTC3388-1/LTC3388-3
ELECTRICAL CHARACTERISTICS
The l denotes the specifications which apply over the full operating
junction temperature range, otherwise specifications are for TA = 25C (Note 2). Unless otherwise noted, VIN = 5.5V.
SYMBOL
PARAMETER
VIH
CONDITIONS
l
VIL(D0, D1)
0.4
150
mV
10
nA
10
nA
VIL(EN,STBY)
IIH
IIL
MIN
TYP
MAX
UNITS
1.2
40
nA
40
nA
800
125C
600
INPUT IQ (nA)
INPUT IQ (nA)
25C
40C
300
1000
85C
1000
25C
800
200
0
0.5
1.5
VIN (V)
2.5
338813 G01
85C
600
25C
40C
200
400
100
800
400
40C
600
200
125C
125C
1200
85C
500
400
D1 = D0 = 0
1400
INPUT IQ (nA)
700
10 12
VIN (V)
14
16
18
20
338813 G02
10 12 14 16 18 20
VIN (V)
338813 G03
338813f
LTC3388-1/LTC3388-3
TYPICAL PERFORMANCE CHARACTERISTICS
UVLO vs Temperature
RP,BUCK /RN,BUCK
vs Temperature
IPEAK vs Temperature
2.8
180
2.0
170
1.8
160
1.6
2.6
IPEAK (mA)
VUVLO (V)
2.4
UVLO FALLING
RDS(ON) ()
NMOS
UVLO RISING
150
1.4
PMOS
140
1.2
130
1.0
2.2
2.0
50
25
0
25
50
75
TEMPERATURE (C)
100
120
50
125
25
0
25
50
75
TEMPERATURE (C)
100
0.8
55 35 15
125
338813 G05
338813 G04
338813 G06
Operating Waveforms
1.24
VOUT
50mV/DIV
AC-COUPLED
1.54
SLEEP THRESHOLD
1.22
1.50
VOUT (V)
VOUT (V)
1.16
1.14
1.12
0mA
338813 G07
5s/DIV
VIN = 5.5V, VOUT = 1.8V
ILOAD = 20mA
L = 22H, COUT = 47F
1.44
1.42
PGOOD FALLING
1.38
1.08
1.06
50
1.46
1.40
PGOOD FALLING
1.10
WAKE-UP THRESHOLD
1.48
WAKE-UP THRESHOLD
1.18
INDUCTOR
CURRENT
100mA/DIV
SLEEP THRESHOLD
1.52
1.20
VSW
2V/DIV
0V
5 25 45 65 85 105 125
TEMPERATURE (C)
1.36
25
0
25
50
75
TEMPERATURE (C)
100
1.34
50
125
25
0
25
50
75
TEMPERATURE (C)
100
338813 G08
338813 G09
2.55
1.85
2.90
SLEEP THRESHOLD
SLEEP THRESHOLD
2.85
2.50
1.80
WAKE-UP THRESHOLD
WAKE-UP THRESHOLD
1.70
VOUT (V)
VOUT (V)
VOUT (V)
2.45
1.75
2.40
PGOOD FALLING
PGOOD FALLING
2.30
0
25
50
75
TEMPERATURE (C)
2.70
2.60
PGOOD FALLING
25
2.75
2.65
2.35
1.60
50
SLEEP THRESHOLD
2.80
WAKE-UP THRESHOLD
1.65
125
100
125
338813 G10
2.25
50
2.55
25
0
25
50
75
TEMPERATURE (C)
100
125
338813 G11
2.50
50
25
0
25
50
75
TEMPERATURE (C)
100
125
338813 G12
338813f
LTC3388-1/LTC3388-3
TYPICAL PERFORMANCE CHARACTERISTICS
3.0V Output vs Temperature
(LTC3388-3)
3.10
3.40
3.05
WAKE-UP THRESHOLD
5.0
2.90
4.9
VOUT (V)
2.95
WAKE-UP THRESHOLD
WAKE-UP THRESHOLD
3.25
2.85
3.20
3.15
3.10
2.80
4.8
4.7
PGOOD FALLING
3.05
PGOOD FALLING
PGOOD FALLING
4.6
2.75
3.00
2.70
50
25
0
25
50
75
TEMPERATURE (C)
100
2.95
50
125
25
0
25
50
75
TEMPERATURE (C)
338813 G13
1.56
100
4.5
50
125
3.36
1.56
1.52
3.32
1.52
VOUT (V)
1.54
VOUT (V)
3.34
3.30
3.28
1.48
1.46
3.26
1.46
10
100
1m
LOAD CURRENT (A)
3.24
10m
1.44
1
10
100
1m
LOAD CURRENT (A)
338813 G16
10m
70
3.32
60
IVOUT (nA)
3.34
VOUT = 2.5V
VOUT = 1.8V
VOUT = 1.5V
VOUT = 1.2V
140
50
3.26
30
60
10
12 14
VIN (V)
16
18
20
338813 G19
12 14
VIN (V)
16
20
50
18
20
VOUT = 5.0V
VOUT = 3.3V
VOUT = 3.0V
VOUT = 2.8V
100
80
10
120
40
160
3.28
3.24
80
3.30
338813 G18
IVOUT (nA)
3.36
338813 G17
125
1.50
1.48
100
1.54
1.44
0
25
50
75
TEMPERATURE (C)
338813 G15
1.50
25
338813 G14
VOUT (V)
SLEEP THRESHOLD
SLEEP THRESHOLD
3.30
VOUT (V)
VOUT (V)
5.1
3.35
SLEEP THRESHOLD
3.00
VOUT (V)
25
0
25
50
75
TEMPERATURE (C)
100
125
338813 G20
40
50
25
0
25
50
75
TEMPERATURE (C)
100
125
338813 G21
338813f
LTC3388-1/LTC3388-3
TYPICAL PERFORMANCE CHARACTERISTICS
Efficiency vs ILOAD, L = 22H
(LTC3388-1)
100
100
VIN = 3.0V
90
80
80
70
70
60
50
40
30
60
50
40
30
VOUT = 2.5V
VOUT = 1.8V
VOUT = 1.5V
VOUT = 1.2V
20
10
0
VIN = 3.0V
90
EFFICIENCY (%)
EFFICIENCY (%)
10
100
1m
LOAD CURRENT (A)
VOUT = 2.5V
VOUT = 1.8V
VOUT = 1.5V
VOUT = 1.2V
20
10
0
10m
10
100
1m
LOAD CURRENT (A)
10m
338813 G22
338813 G23
100
VOUT = 2.5V
VOUT = 1.8V
VOUT = 1.5V
VOUT = 1.2V
95
90
85
80
75
70
VOUT = 2.5V
VOUT = 1.8V
VOUT = 1.5V
VOUT = 1.2V
95
EFFICIENCY (%)
EFFICIENCY (%)
90
85
80
75
10 12
VIN (V)
14
16
18
70
20
10 12
VIN (V)
14
16
338813 G24
100
90
90
80
80
EFFICIENCY (%)
EFFICIENCY (%)
100
70
60
ILOAD = 50mA
ILOAD = 100A
ILOAD = 50A
ILOAD = 30A
ILOAD = 10A
40
30
10 12
VIN (V)
70
60
ILOAD = 50mA
ILOAD = 100A
ILOAD = 50A
ILOAD = 30A
ILOAD = 10A
50
40
14
16
18
20
338813 G25
50
18
20
338813 G26
30
10 12
VIN (V)
14
16
18
20
338813 G27
338813f
LTC3388-1/LTC3388-3
TYPICAL PERFORMANCE CHARACTERISTICS
Efficiency vs ILOAD, L = 22H
(LTC3388-3)
100
100
VIN = 6.0V
90
80
80
70
70
60
50
40
VOUT = 5.0V
VOUT = 3.3V
VOUT = 3.0V
VOUT = 2.8V
20
10
50
40
10
100
1m
LOAD CURRENT (A)
10
0
10m
10
100
1m
LOAD CURRENT (A)
10m
338813 G28
338813 G29
100
100
95
95
90
90
85
80
VOUT = 5.0V
VOUT = 3.3V
VOUT = 3.0V
VOUT = 2.8V
75
70
VOUT = 5.0V
VOUT = 3.3V
VOUT = 3.0V
VOUT = 2.8V
20
EFFICIENCY (%)
EFFICIENCY (%)
60
30
30
VIN = 6.0V
90
EFFICIENCY (%)
EFFICIENCY (%)
10
85
80
VOUT = 5.0V
VOUT = 3.3V
VOUT = 3.0V
VOUT = 2.8V
75
70
12 14
VIN (V)
16
18
20
10
12 14
VIN (V)
16
100
100
90
90
80
80
EFFICIENCY (%)
EFFICIENCY (%)
70
60
ILOAD = 50mA
ILOAD = 100A
ILOAD = 50A
ILOAD = 30A
ILOAD = 10A
40
30
10
12 14
VIN (V)
70
60
ILOAD = 50mA
ILOAD = 100A
ILOAD = 50A
ILOAD = 30A
ILOAD = 10A
50
40
16
18
20
338813 G31
338813 G30
50
18
20
338813 G32
30
10
12 14
VIN (V)
16
18
20
338813 G33
338813f
LTC3388-1/LTC3388-3
PIN FUNCTIONS
EN (Pin 1): Enable Input. Logic level input referenced to
VIN2. A logic high on EN will enable the buck converter.
Driving EN to VIN2 will result in no additional quiescent
current on VIN. However, if EN is driven near VIH or VIL
40nA of additional quiescent current can appear on VIN.
STBY (Pin 2): Standby Input. Logic level input referenced
to VIN2. A logic high on STBY will place the part in standby
mode. Driving STBY to VIN2 will result in no additional
quiescent current on VIN. However, if STBY is driven near
VIH or VIL 40nA of additional quiescent current can appear on VIN.
CAP (Pin 3): Internal rail referenced to VIN to serve as gate
drive for buck PMOS switch. A 1F capacitor should be
connected between CAP and VIN. This pin is not intended
for use as an external system rail.
VIN (Pin 4): Input Voltage. A 2.2F or larger capacitor
should be connected from VIN to GND.
SW (Pin 5): Switch Pin for the Buck Switching Regulator.
A 22H or larger inductor should be connected from SW
to VOUT.
VOUT (Pin 6): Sense pin used to monitor the output voltage and adjust it through internal feedback.
VIN2 (Pin 7): Internal low voltage rail to serve as gate drive
for buck NMOS switch. Also serves as a logic high rail for
output voltage select bits D0 and D1. A 4.7F capacitor
should be connected from VIN2 to GND. This pin is not
intended for use as an external system rail.
D1 (Pin 8): Output Voltage Select Bit. D1 should be tied
high to VIN2 or low to GND to select desired VOUT (see
Table 1).
D0 (Pin 9): Output Voltage Select Bit. D0 should be tied
high to VIN2 or low to GND to select desired VOUT (see
Table 1).
PGOOD (Pin 10): Power Good Open-Drain NMOS Output.
The PGOOD pin is Hi-Z when VOUT is above 92% of the
target value.
GND (Exposed Pad Pin 11): Ground. The exposed pad
should be connected to a continuous ground plane on the
second layer of the printed circuit board by several vias
directly under the LTC3388-1/LTC3388-3.
338813f
LTC3388-1/LTC3388-3
BLOCK DIAGRAM
VIN 4
INTERNAL RAIL
GENERATION
VIN2
40nA
CAP
SW
VIN2
UVLO
EN 1
VIN2
BUCK
CONTROL
40nA
11 GND
STBY 2
SLEEP
BANDGAP
REFERENCE
8, 9
D1, D0
VOUT
10 PGOOD
REF
PGOOD
+
338813 BD
338813f
10
LTC3388-1/LTC3388-3
OPERATION
The LTC3388-1/LTC3388-3 is an ultralow quiescent
current power supply designed to maintain a regulated
output voltage by means of a nanopower high efficiency
synchronous buck regulator.
Undervoltage Lockout (UVLO)
When the voltage on VIN rises above the UVLO rising
threshold the buck converter is enabled and charge is
transferred from the input capacitor to the output capacitor.
If VIN falls below the UVLO falling threshold the part will
re-enter UVLO. In UVLO the quiescent current is approximately 400nA and the buck converter is disabled.
Internal Rail Generation
Two internal rails, CAP and VIN2, are generated from VIN and
are used to drive the high side PMOS and low side NMOS
of the buck converter, respectively. Additionally the VIN2
rail serves as logic high for EN, STBY, and output voltage
select bits D0 and D1. The VIN2 rail is regulated at 4.6V
above GND while the CAP rail is regulated at 4.8V below
VIN. The VIN2 and CAP rails are not intended to be used
as external rails. Bypass capacitors are connected to the
CAP and VIN2 pins to serve as energy reservoirs for driving
the buck switches. When VIN is below 4.6V, VIN2 is equal
to VIN. CAP is at GND until VIN rises above 4.8V. Figure 1
shows the ideal VIN, VIN2 and CAP relationship.
18
16
VOLTAGE (V)
14
VIN
12
10
8
6
VIN2
4
2
CAP
0
0
10
VIN (V)
15
338813 F01
Buck Operation
The buck regulator uses a hysteretic voltage algorithm
to control the output through internal feedback from the
VOUT sense pin. The buck converter charges an output
capacitor through an inductor to a value slightly higher than
the regulation point. It does this by ramping the inductor
current up to 150mA through an internal PMOS switch
and then ramping it down to 0mA through an internal
NMOS switch. This efficiently delivers energy to the output
capacitor. The ramp rate is determined by VIN, VOUT, and
the inductor value. When the buck brings the output voltage into regulation the converter enters a low quiescent
current sleep state that monitors the output voltage with
a sleep comparator. During this operating mode load current is provided by the buck output capacitor. When the
output voltage falls below the regulation point the buck
regulator wakes up and the cycle repeats. This hysteretic
method of providing a regulated output reduces losses
associated with FET switching and maintains an output
at light loads. The buck delivers a minimum of 50mA of
average load current when it is switching.
When the sleep comparator signals that the output has
reached the sleep threshold the buck converter may be
in the middle of a cycle with current still flowing through
the inductor. Normally both synchronous switches would
turn off and the current in the inductor would freewheel
to zero through the NMOS body diode. The LTC3388-1/
LTC3388-3 keeps the NMOS switch on during this time to
prevent the conduction loss that would occur in the diode
if the NMOS were off. If the PMOS is on when the sleep
comparator trips, the NMOS will turn on immediately in
order to ramp down the current. If the NMOS is on it will
be kept on until the current reaches zero.
Though the quiescent current when the buck is switching
is much greater than the sleep quiescent current, it is still
a small percentage of the average inductor current which
results in high efficiency over most load conditions. The
buck operates only when the output voltage discharges
to the sleep falling threshold. Thus, the buck operating
quiescent current is averaged with the low sleep quiescent
current. This allows the converter to remain very efficient
at loads as low as 10A.
338813f
11
LTC3388-1/LTC3388-3
OPERATION
Four selectable voltages are available by tying the output
select bits, D0 and D1, to GND or VIN2. Table 1 shows the
four D0/D1 codes and their corresponding output voltages
as well as the difference in output voltages between the
LTC3388-1 and LTC3388-3.
Table 1. LTC3388-1/LTC3388-3 Output Voltage Selection
D1
D0
VOUT
1.2V/2.8V
28nA/66nA
1.5V/3.0V
36nA/72nA
1.8V/3.3V
43nA/78nA
2.5V/5.0V
60nA/120nA
3.0
D1=D0=0
5
VIN = UVLO FALLING
VIN
VOLTAGE (V)
2.5
2.0
1.5
VOUT
4
VOUT
3
2
1.0
PGOOD = LOGIC 1
0.5
PGOOD
0
0
4
6
TIME (sec)
10
338813 F02
8 10 12 14 16 18 20
TIME (ms)
338813 F03
12
LTC3388-1/LTC3388-3
OPERATION
Enable and Standby Modes
Two logic pins, EN and STBY, determine the operating
mode of the LTC3388-1/LTC3388-3. When EN is high and
STBY is low the synchronous buck converter is enabled
and will regulate the output if the input voltage is above
the programmed output voltage and above the UVLO
threshold. If EN is low the buck converter circuitry is
powered down to save quiescent current. The internal rail
generation circuits are kept alive and the voltages at VIN2
and CAP are maintained. When low, EN also shuts down
the PGOOD circuitry and pulls the PGOOD pin low. If EN
is high and the input falls below the UVLO threshold, the
buck converter is shut down.
While enabled, the LTC3388-1/LTC3388-3 can be placed
in standby mode by bringing STBY high. In standby mode
the buck converter is disabled, eliminating the quiescent
current used to run the buck circuitry. The PGOOD and
sleep comparators are kept alive to maintain the state of
the PGOOD pin.
VOUT
50mV/DIV
AC-COUPLED
STANDBY
5V/DIV
0V
500s/DIV
VIN = 5.5V,
L = 22H, COUT = 100F
STANDBY TRANSIENT
338813 F04
338813f
13
LTC3388-1/LTC3388-3
APPLICATIONS INFORMATION
Introduction
The basic LTC3388-1/LTC3388-3 application circuit is
shown on the front page. External components are selected based on the performance requirements of the
application.
Input Capacitor Selection
The input capacitor at VIN should be selected to adequately
bypass the LTC3388-1/LTC3388-3 and filter the switching
current presented by the buck regulator. The VIN capacitor should be rated to withstand the highest voltage ever
present at VIN. It should be placed as close as possible
to the LTC3388-1/LTC3388-3 to force the high frequency
switching current into a tight local loop to minimize EMI.
A 2.2F ceramic X7R or X5R capacitor should be adequate
for bypassing.
High ripple current, high voltage rating, and low ESR make
ceramic capacitors ideal for switching regulator applications. However, care must be taken when these capacitors
are used at the input and output. When a ceramic capacitor
is used at the input and the power is supplied by a wall
adapter through long wires, a load step at the output can
induce ringing at the input, VIN. A sudden inrush of current through the long wires can potentially cause a voltage
spike at VIN large enough to damage the part.
For such applications with inductive source impedance,
such as a long wire, a series RC network may be required
LTC3388-1/
LTC3388-3
LIN
VIN
R
LIN
CIN
4 CIN
338813 F05
CIN
338813f
14
LTC3388-1/LTC3388-3
APPLICATIONS INFORMATION
If transient load currents above 50mA are required then a
larger capacitor can be used at the output. This capacitor
will be continuously discharged during a load condition
and the capacitor can be sized for an acceptable drop in
VOUT:
ILOAD IBUCK
COUT = VOUT + VOUT
t LOAD
current rating greater than 200mA. The DCR of the inductor can have an impact on efficiency as it is a source of
loss. Trade-offs between price, size, and DCR should be
evaluated. Table 2 lists several inductors that work well
with the LTC3388-1/LTC3388-3.
EN
SIZE in mm
(L W H)
MANUFACTURER
CDRH2D18/LDNP
22
300
0.320
Sumida
A997AS-220M
22
390
0.440
Toko
LPS5030-223MLC
22
700
0.190
Coilcraft
LPS4012-473MLC
47
350
1.400
Coilcraft
SLF7045T
100
500
0.250
TDK
LTC3388-1
STBY
VIN2
22H
VOUT
D1
D0
VOUT
1.2V
SW
CAP
2.2F
6V
PGOOD
PGOOD
VIN
2.7V TO 5.5V
MAX
DCR
()
EN
MAX
IDC
(mA)
Inductor
STBY
INDUCTOR TYPE
L
(H)
10F
6V
GND
338813 F06
338813f
15
LTC3388-1/LTC3388-3
APPLICATIONS INFORMATION
Efficiency Considerations
The efficiency of a switching regulator is equal to the output
power divided by the input power times 100%. It is often
useful to analyze individual losses to determine what is
limiting the efficiency and which change would produce
the most improvement. Efficiency can be expressed as:
Efficiency = 100% (1 + 2 + 3 + ...)
where 1, 2, etc. are the individual losses as a percentage of input power.
Although all dissipative elements in the circuit produce
losses, three main sources usually account for most of
the losses: 1) DC VIN operating current while active and
in sleep, 2) MOSFET gate charge loss, and 3) I2R losses.
The VIN operating current dominates the efficiency loss
at very low load currents whereas the gate charge and
I2R loss dominates the efficiency loss at medium to high
load currents.
1. The DC VIN current is the average of the quiescent
supply currents, given in the electrical characteristics,
in the active and sleep modes. This can be estimated
with the following equation:
ILOAD
ILOAD
IVIN(AVG) =
IQ(ACTIVE) + 1
IQ(SLEEP)
IBUCK
IBUCK
where IBUCK is the average current being delivered
from the buck converter, typically IPEAK/2. For very
light loads IQ(SLEEP) will dominate this loss term which
is why the extremely low quiescent current in sleep of
the LTC3388-1/LTC3388-3 is critical.
338813f
16
LTC3388-1/LTC3388-3
APPLICATIONS INFORMATION
Interfacing with a Microprocessor
The PGOOD, STBY, and EN pins can be useful when powering a microprocessor from the LTC3388-1/LTC3388-3.
The PGOOD signal can be used to enable a sleeping microprocessor or other circuitry when VOUT reaches regulation,
as shown in Figure 7. While active, a microprocessor may
draw a small load when operating sensors, and then draw a
large load to transmit data. Figure 7 shows the LTC3388-1/
LTC3388-3 responding smoothly to such a load step.
2.7V TO 4.2V
EN
PGOOD
LTC3388-1
D1
SW
VIN2
Li-ION
10F
6V
EN
TX
MICROPROCESSOR
1M
22H
CORE
1.8V
VOUT
CAP
VOUT
20mV/DIV
AC-COUPLED
STBY
STBY
VIN
D0
GND
LOAD
CURRENT
25mA/DIV
47F
6V
GND
0mA
250s/DIV
VIN = 5.5V
L = 22H, COUT = 100F
LOAD STEP BETWEEN 5mA AND 50mA
338813 F07a
338813 F07b
MIDE V21BL
PZ1
PZ2
VIN
PGOOD
1F
6V
10F
25V
4.7F
6V
LTC3588-1
47H
CAP
SW
VIN2
VOUT
D1
D0
GND
EN
1M
3.3V
10F
6V
VIN2
PGOOD
LTC3388-1
22H
1.2V
SW
VIN
VOUT
CAP
D1
D0
GND
47F
6V
STBY
338813 F07
17
LTC3388-1/LTC3388-3
PACKAGE DESCRIPTION
DD Package
10-Lead Plastic DFN (3mm 3mm)
(Reference LTC DWG # 05-08-1699 Rev C)
0.70 p0.05
3.55 p0.05
1.65 p0.05
2.15 p0.05 (2 SIDES)
PACKAGE
OUTLINE
0.25 p 0.05
0.50
BSC
2.38 p0.05
(2 SIDES)
RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
3.00 p0.10
(4 SIDES)
R = 0.125
TYP
6
0.40 p 0.10
10
1.65 p 0.10
(2 SIDES)
PIN 1 NOTCH
R = 0.20 OR
0.35 s 45o
CHAMFER
PIN 1
TOP MARK
(SEE NOTE 6)
5
0.200 REF
1
0.25 p 0.05
0.50 BSC
0.75 p0.05
0.00 0.05
2.38 p0.10
(2 SIDES)
BOTTOM VIEWEXPOSED PAD
NOTE:
1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-2).
CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE
TOP AND BOTTOM OF PACKAGE
338813f
18
LTC3388-1/LTC3388-3
PACKAGE DESCRIPTION
MSE Package
10-Lead Plastic MSOP, Exposed Die Pad
(Reference LTC DWG # 05-08-1664 Rev D)
BOTTOM VIEW OF
EXPOSED PAD OPTION
1.88 p 0.102
(.074 p .004)
5.23
(.206)
MIN
0.889 p 0.127
(.035 p .005)
1.68 p 0.102
(.066 p .004)
0.05 REF
10
3.00 p 0.102
(.118 p .004)
(NOTE 3)
DETAIL B
CORNER TAIL IS PART OF
DETAIL B THE LEADFRAME FEATURE.
FOR REFERENCE ONLY
NO MEASUREMENT PURPOSE
10 9 8 7 6
DETAIL A
0o 6o TYP
1 2 3 4 5
GAUGE PLANE
0.53 p 0.152
(.021 p .006)
DETAIL A
0.18
(.007)
0.497 p 0.076
(.0196 p .003)
REF
3.00 p 0.102
(.118 p .004)
(NOTE 4)
4.90 p 0.152
(.193 p .006)
0.254
(.010)
0.29
REF
1.68
(.066)
3.20 3.45
(.126 .136)
0.50
0.305 p 0.038
(.0197)
(.0120 p .0015)
BSC
TYP
RECOMMENDED SOLDER PAD LAYOUT
1.88
(.074)
SEATING
PLANE
0.86
(.034)
REF
1.10
(.043)
MAX
0.17 0.27
(.007 .011)
TYP
0.50
(.0197)
BSC
NOTE:
1. DIMENSIONS IN MILLIMETER/(INCH)
2. DRAWING NOT TO SCALE
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
6. EXPOSED PAD DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD
SHALL NOT EXCEED 0.254mm (.010") PER SIDE.
0.1016 p 0.0508
(.004 p .002)
MSOP (MSE) 0210 REV D
338813f
19
LTC3388-1/LTC3388-3
TYPICAL APPLICATION
Piezoelectric Energy Harvester with Dual, 3.3V Outputs
PZ1
PZ2
VIN
PGOOD
1F
6V
10F
25V
4.7F
6V
LTC3588-1
22H
CAP
SW
VIN2
VOUT
3.3V
D1
D0
1F
6V
47F
6V
2.2F
10V
GND
VIN
PGOOD
CAP LTC3388-3
*
SW
VIN2
VOUT
EN
4.7F
6V
22H
D1
D0
GND
STBY
47F
6V
3.3V
338813 TA02
RELATED PARTS
PART NUMBER
DESCRIPTION
COMMENTS
LT1389
LTC1540
LT3009
LTC3588-1
LTC3588-2
LT3652
LT3970
LT3971
LT3991
LTC3631
LTC3642
338813f
www.linear.com