Beruflich Dokumente
Kultur Dokumente
VDSS
RDS(on)
ID
400V
<5.5
1.5A
DESCRIPTION
The PowerMESH II is the evolution of the first
generation of MESH OVERLAY. The layout refinements introduced greatly improve the Ron*area
figure of merit while keeping the device at the leading edge for what concerns swithing speed, gate
charge and ruggedness.
3
2
1
IPAK
(SUFFIX-1)
APPLICATIONS
SWITH MODE LOW POWER SUPPLIES
(SMPS)
CFL
Parameter
Value
Unit
400
400
30
ID
1.5
ID
0.95
IDM ()
PTOT
30
Derating Factor
0.24
W/C
dv/dt
3.5
V/ns
Tstg
Storage Temperature
60 to 150
150
Tj
May 2000
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
1/8
STD2NC40-1
THERMAL DATA
Rthj-case
4.16
C/W
Rthj-amb
100
C/W
1.5
C/W
275
Rthc-sink
Tl
AVALANCHE CHARACTERISTICS
Symbol
Parameter
Max Value
Unit
IAR
1.5
EAS
125
mJ
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
Drain-source
Breakdown Voltage
ID = 250 A, VGS = 0
IDSS
50
IGSS
Gate-body Leakage
Current (VDS = 0)
VGS = 30V
100
nA
V(BR)DSS
400
ON (1)
Symbol
Parameter
Test Conditions
VGS(th)
R DS(on)
Static Drain-source On
Resistance
ID(on)
Min.
Typ.
Max.
Unit
4.7
5.5
1.5
DYNAMIC
Symbol
gfs (1)
2/8
Parameter
Forward Transconductance
C iss
Input Capacitance
Coss
Output Capacitance
Crss
Reverse Transfer
Capacitance
Test Conditions
VDS > ID(on) x RDS(on)max,
ID =0.7A
Min.
Typ.
Max.
Unit
1.1
108
pF
22.5
pF
0.4
pF
STD2NC40-1
ELECTRICAL CHARACTERISTICS (CONTINUED)
SWITCHING ON
Symbol
td(on)
tr
Parameter
Turn-on Delay Time
Rise Time
Test Conditions
Min.
Typ.
Max.
Unit
7.5
ns
12
ns
Qg
Qgs
Gate-Source Charge
2.1
nC
Q gd
Gate-Drain Charge
2.4
nC
6.1
8.2
nC
SWITCHING OFF
Symbol
tr(Voff)
Parameter
Off-voltage Rise Time
Min.
Typ.
Max.
Unit
20
ns
tf
Fall Time
27
ns
tc
Cross-over Time
29
ns
Parameter
Test Conditions
Min.
Typ.
Source-drain Current
ISDM (1)
VSD (2)
Forward On Voltage
trr
Qrr
IRRM
Max.
Unit
1.5
1.5
180
ns
625
nC
Thermal Impedence
3/8
STD2NC40-1
Output Characteristics
Transfer Characteristics
Transconductance
Capacitance Variations
4/8
STD2NC40-1
Normalized Gate Threshold Voltage vs
Temperature
5/8
STD2NC40-1
Fig. 1: Unclamped Inductive Load Test Circuit
6/8
STD2NC40-1
DIM.
MIN.
inch
TYP.
MAX.
MIN.
TYP.
MAX.
2.2
2.4
0.086
A1
0.9
1.1
0.035
0.043
A3
0.7
1.3
0.027
0.051
0.64
0.9
0.025
0.031
B2
5.2
5.4
0.204
B3
0.094
0.212
0.85
B5
0.033
0.3
0.012
B6
0.95
0.037
0.45
0.6
0.017
0.023
C2
0.48
0.6
0.019
0.023
6.2
0.236
0.244
6.4
6.6
0.252
0.260
4.4
4.6
0.173
0.181
15.9
16.3
0.626
0.641
9.4
0.354
0.370
L1
0.8
1.2
0.031
L2
0.8
0.047
0.031
0.039
A1
C2
A3
B3
=
=
B2
B5
D
B6
L2
L1
0068771-E
7/8
STD2NC40-1
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is
granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are
subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products
are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a trademark of STMicroelectronics
2000 STMicroelectronics Printed in Italy All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.
http://www.st.com
8/8