Beruflich Dokumente
Kultur Dokumente
ASICs?
Rajeev Jayaraman
Xilinx Inc.
DAC-2001
1
DAC-RJ 6/20/01
2
FPGA .15
ASIC .15
ASIC Costs
Start higher,
but slope is flatter
ASIC .25
Volume K units
$4,000,000
$3,000,000
$2,000,000
$1,000,000
0.35
0.25
0.2
0.15
0.1
$0
0.05
Source: Dataquest
Revenue
FPGA
ASIC
Start of market window
Time
End of market
Missing the market window will wipe out all savings from
development and production
DAC-RJ 6/20/01
5
Revenue
Without reconfigurability
(with ASICs)
Time
Lack of reconfigurability is a huge opportunity cost of ASICs
FPGAs offer flexible life cycle management
DAC-RJ 6/20/01
6
Total cost
Time-to-market
Unit cost
Volume K units
DAC-RJ 6/20/01
7
FPGA
Iterations?
Freeze design
Design & verification
Silicon
Prototype
System
Integration
Freeze design
System
Integration
Production
First
Ship
Production
First
Ship
Verification
Process
issues
Process
issues
Verification
is much simpler
Density
Density
DAC-RJ 6/20/01
11
Performance
Performance
IP
IPLibraries
Libraries
48.1
<100K
100-250K
>250K
Source: IMS 2000
20
<3M
3-5M
>5M
Source: IMS 2000
73
FPGAs can address very large part of the ASIC market today
DAC-RJ 6/20/01
13
10.8
Performance
Performance
IPIPLibraries
Libraries
53.9
38.5
<100Mhz
100-200Mhz
>200Mhz
Source: IMS 2000
FPGAs can address very large part of the ASIC market today
DAC-RJ 6/20/01
14
IP in FPGAs
Cost
Cost
Density
Density
Performance
Performance
IPIPLibraries
Libraries
The Question is
The question is not if FPGAs will kill ASICs
Everyone understands the advantages of
programmability
The real question is How can I get programmability
in my system?
More IP on an FPGA or Progammability on an
ASIC?
DAC-RJ 6/20/01
16
Cost
NRE is non-existent
Extensive reconfigurability
Design
methodology/
Software
Simple methodology
Ease of use
Extremely fast SW runtimes
DAC-RJ 6/20/01
17