Sie sind auf Seite 1von 107

Colour Television

Contents

Chassis
DPTV585
AA

Page

1. Technical Specifications, Connections, and Chassis


Overview
2
2. Safety Instructions, Warnings, and Notes
4
3. Directions for Use
5
4. Mechanical Instructions
6
5. Service Modes, Error Codes, and Fault Finding 10
6. Block Diagrams, Testpoint Overviews, and
Waveforms
Wiring Diagram
17
I2C Overview
18
7. Circuit Diagrams and PWB Layouts
Diagram
Power Supply Panel: AC Input
(A1) 19
SSB: SIM Connector (Male)
(B1) 21
SSB: IF, I/O Videoprocessing
(B2) 22
SSB: Feature Box (100Hz Processing)
(B3) 23
SSB: HOP
(B4) 24
SSB: Audio Demodulator
(B6) 25
SSB: Painter
(B6) 26
SSM: Tuner
(C1) 30
SSM: I/Os
(C2) 31
SSM: Video Buffer
(C3) 32
SSM: Convergence HV Output 1
(C4) 33
SSM: Convergence HV Output 2
(C5) 34
SSM: Interconnections
(C6) 35
SSM: Audio Amplifier
(C7) 36
SSM: Headphone Amplifier
(C8) 37
Mapping SSM C1-C8 Part 1
(C10) 38
Mapping SSM C1-C8 Part 2
(C11) 39
Mapping SSM C1-C8 Part 3
(C12) 40
CRT Panel: Red
(DR1) 43
CRT Panel: Green
(DG1) 44
CRT Panel: Blue
(DB1) 45
Mapping CRT Panel: Red, Green, and Blue
46
Large Signal Panel
(E1) 48

Contents

PWB
20
27-29
27-29
27-29
27-29
27-29
27-29
41-42
41-42
41-42
41-42
41-42
41-42
41-42
41-42
41-42
41-42
41-42
47-47
47-47
47-47
47-47
52-53

8.
9.
10.
11.

Page

Large Signal Panel


(E2) 49
Large Signal Panel
(E3) 50
LSP: Diversity Tables
(E4) 51
Side Jack Panel
(G1) 54
Mapping Side Jack Panel G1
(G2) 55
ACS Module
(H1) 57
ACS Module
(H2) 58
ACS Module
(H3) 59
Mapping ACS Module H1-H3
(H4) 60
Mapping ACS Module H1-H3
(H4) 60
HOP Panel
(J1) 63
HOP Panel
(J2) 64
Diversity HOP Panel J1 and J2
(J3) 65
Mapping HOP Panel Part 1
(J4) 66
Mapping HOP Panel Part 2
(J5) 67
Keyboard Panel(K1)
70
Mapping Keyboard Panel(K2)
71
Layout Keyboard Panel (Top and BottomSide) 72
UART Interface Module(U1)
73
Alignments
75
Circuit Descriptions, List of Abbreviations, and IC
Data Sheets
81
Spare Parts List
106
Revision List
107

52-53
52-53
52-53
56
56
61-62
61-62
61-62
61-62
61-62
68-69
68-69
68-69
68-69
68-69

Copyright 2005 Philips Consumer Electronics B.V. Eindhoven, The Netherlands.


All rights reserved. No part of this publication may be reproduced, stored in a
retrieval system or transmitted, in any form or by any means, electronic,
mechanical, photocopying, or otherwise without the prior permission of Philips.

Published by JH 568 TV Service

Printed in the Netherlands

www.sharatronica.com

Subject to modification

EN 3122 785 15122

EN 2

1.

Technical Specifications, Connections, and Chassis Overview

DPTV585 AA

1. Technical Specifications, Connections, and Chassis Overview


1.2

Index of this chapter:


1.1 Technical Specifications
1.2 Connection Overview
1.3 Chassis Overview

Note: The following connector colour abbreviations are used


(acc. to DIN/IEC 757): Bk= Black, Bu= Blue, Gn= Green, Gy=
Grey, Rd= Red, Wh= White, and Ye= Yellow.

Notes:
Figures can deviate due to the different set executions.
Specifications are indicative (subject to change).

1.1

Technical Specifications

1.1.1

Vision
Display type
Screen size
Resolution (Hor. Res.)
Viewing angle (HxV degrees)
Tuning system
TV Colour systems

Video playback
Supported video formats

Presets/channels
Tuner bands

1.1.2

Connection Overview

:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:

3 x CRT,
Rear Projection TV
51 (129.5 cm), 16:9
60 (152.5 cm), 16:9
> 1000 lines
160x30
PLL
ATSC
NTSC M/N 3.58
Clear QAM
NTSC M/N 3.58, 4.43

1.2.1

Front / Side Connections

F_15120_036.eps
020805

Figure 1-1 Front and Side I/O


1.2.2

Rear Connections

640x480i - 1fH
640x480p - 2fH
1920x1080i - 2fH
181, Full-Cable
VHF
UHF
S-band
Hyper-band

Sound
F_15120_035.eps
020805

Sound systems

Maximum power (WRMS)


51 inch
60 inch
1.1.3

:
:
:
:
:
:
:

FM-mono
AV Stereo
AC-3 Dolby Digital
BTSC
2x5
2 x 10

Miscellaneous
Power supply:
- Mains voltage (VAC)
51 inch
60 inch

:
: 90 - 140 / 110
: 90 - 140

- Mains frequency (Hz)

: 60

Ambient conditions:
- Temperature range (C)
- Maximum humidity

Aerial - In
- - F-type (US)

Coax, 75 ohm

: +5 to +40
: 90% R.H.

Cinch: Video CVBS - In, Audio - In


Ye - Video CVBS
1 VPP / 75 ohm
Wh - Audio L
0.5 VRMS / 10 kohm
Rd - Audio R
0.5 VRMS / 10 kohm

jq
jq
jq

Cinch: Video YPbPr - In


Gn - Video Y
1 VPP / 75 ohm
Bu - Video Pb
0.7 VPP / 75 ohm
Rd - Video Pr
0.7 VPP / 75 ohm

jq
jq
jq

SVHS (Hosiden): Video Y/C - In


1 - Ground Y
Gnd
2 - Ground C
Gnd
3 - Video Y
1 VPP / 75 ohm
4 - Video C
0.3 VPPP / 75 ohm

Power consumption (values are indicative)


- Normal operation (W)
: 255
- Stand-by (W)
: <1
Dimensions (WxHxD cm)
51 inch
60 inch

Figure 1-2 Rear I/O

H
H
j
j

HDMI: Digital Video, Digital Audio - In


19
18

:
: 125 x 140 x 62
: 143.5 x 150.7 x 68.3

1
2
E_06532_017.eps
250505

Figure 1-3 HDMI (type A) connector


Weight (kg)
51 inch
60 inch

:
: 83.7
: 87

1
2
3

- D2+
- Shield
- D2-

www.sharatronica.com

Data channel
Gnd
Data channel

j
H
j

Technical Specifications, Connections, and Chassis Overview


4
5
6
7
8
9
10
11
12
13
14
15
16
17

1.3

- D1+
- Shield
- D1- D0+
- Shield
- D0- CLK+
- Shield
- CLK- n.c.
- n.c.
- DDC_SCL
- DDC_SDA
- Ground

j
H
j
j
H
j
j
H
j

Data channel
Gnd
Data channel
Data channel
Gnd
Data channel
Data channel
Gnd
Data channel

18 - +5V
19 - HPD
20 - Ground

Hot Plug Detect


Gnd

Cinch: S/PDIF - Out


Bk - Coaxial

0.4 - 0.6VPP / 75 ohm

Chassis Overview

CRT
Panel
ATSC

FOCUS
BLOCK
(FG2)

SSB

ACS

SSM

1.

Service Connector (ComPair)


1 - SDA-S
I2C Data (0 - 5 V)
2 - SCL-S
I2C Clock (0 - 5 V)
3 - Ground
Gnd

j
jk
H

DDC clock
DDC data
Gnd

DPTV585 AA

LSB

AC INPUT

HOP
F_15120_048.eps
140805

Figure 1-4 PWB locations

www.sharatronica.com

EN 3
j
j
H

jk
j
H

kq

EN 4

2.

DPTV585 AA

Safety Instructions, Warnings, and Notes

2. Safety Instructions, Warnings, and Notes


Index of this chapter:
2.1 Safety Instructions
2.2 Maintenance Instructions
2.3 Warnings
2.4 Notes

2.1

The maintenance inspection includes the following actions:


1. Perform the 'general repair instruction' noted above.
2. Clean the power supply and deflection circuitry on the
chassis.
3. Clean the picture tube panel and the neck of the picture
tube.

Safety Instructions
2.3
Safety regulations require that during a repair:
Due to the chassis concept, a very large part of the circuitry
(incl. deflection) is 'hot'. Therefore, connect the set to the
mains via an isolation transformer.
Replace safety components, indicated by the symbol h,
only by components identical to the original ones. Any
other component substitution (other than original type) may
increase risk of fire or electrical shock hazard.
Wear safety goggles when you replace the CRT.

Warnings

In order to prevent damage to ICs and transistors, avoid all


high voltage flashovers. In order to prevent damage to the
picture tube, use the method shown in Fig. 2-1, to
discharge the picture tube. Use a high voltage probe and a
multi-meter (position VDC). Discharge until the meter
reading is 0 V (after approx. 30 s).

Safety regulations require that after a repair, you must return


the set in its original condition. Pay, in particular, attention to
the following points:
General repair instruction: as a strict precaution, we advise
you to re-solder the solder connections through which the
horizontal deflection current is flowing. In particular this is
valid for the:
1. Pins of the line output transformer (LOT).
2. Fly-back capacitor(s).
3. S-correction capacitor(s).
4. Line output transistor.
5. Pins of the connector with wires to the deflection coil.
6. Other components through which the deflection current
flows.
Note: This re-soldering is advised to prevent bad connections
due to metal fatigue in solder connections, and is therefore only
necessary for television sets more than two years old.
Route the wire trees and EHT cable correctly and secure
them with the mounted cable clamps.
Check the insulation of the mains cord for external
damage.
Check the strain relief of the mains cord for proper function,
to prevent the cord from touching the CRT, hot
components, or heat sinks.
Check the electrical DC resistance between the mains plug
and the secondary side (only for sets that have an isolated
power supply). Do this as follows:
1. Unplug the mains cord and connect a wire between the
two pins of the mains plug.
2. Turn on the main power switch (keep the mains cord
unplugged!).
3. Measure the resistance value between the pins of the
mains plug and the metal shielding of the tuner or the
aerial connection of the set. The reading should be
between 4.5 M and 12 M.
4. Switch the TV 'off' and remove the wire between the
two pins of the mains plug.
Check the cabinet for defects, to prevent the possibility of
the customer touching any internal parts.

2.2

Maintenance Instructions
We recommend a maintenance inspection carried out by
qualified service personnel. The interval depends on the usage
conditions:
When a customer uses the set under normal
circumstances, for example in a living room, the
recommended interval is three to five years.
When a customer uses the set in an environment with
higher dust, grease, or moisture levels, for example in a
kitchen, the recommended interval is one year.

E_06532_007.eps
250304

Figure 2-1 Discharge picture tube

All ICs and many other semiconductors are susceptible to


electrostatic discharges (ESD, w). Careless handling
during repair can reduce life drastically. Make sure that,
during repair, you are connected with the same potential as
the mass of the set by a wristband with resistance. Keep
components and tools also at this potential. Available ESD
protection equipment:
Complete kit ESD3 (small tablemat, wristband,
connection box, extension cable and ground cable)
4822 310 10671.
Wristband tester 4822 344 13999.
Together with the deflection unit and any multi-pole unit,
flat square picture tubes form an integrated unit. The
deflection and the multi-pole units are set optimally at the
factory. We do not recommend adjusting this unit during
repair.
Be careful during measurements in the high voltage
section and on the picture tube.
Never replace modules or other components while the unit
is 'on.
When you align the set, use plastic rather than metal tools.
This will prevent any short circuits and the danger of a
circuit becoming unstable.

2.4

Notes

2.4.1

General

Measure the voltages and waveforms with regard to the


chassis (= tuner) ground (H), or hot ground (I), depending
on the tested area of circuitry.
The voltages and waveforms shown in the diagrams are
indicative. Measure them in the Service Default Mode (see
chapter 5) with a colour bar signal and stereo sound (L: 3
kHz, R: 1 kHz unless stated otherwise) and picture carrier
at 475.25 MHz (PAL) or 61.25 MHz (NTSC, channel 3).

www.sharatronica.com

Directions for Use

Where necessary, measure the waveforms and voltages


with (D) and without (E) aerial signal. Measure the
voltages in the power supply section both in normal
operation (G) and in standby (F). These values are
indicated by means of the appropriate symbols.
The picture tube panel has printed spark gaps. Each spark
gap is connected between an electrode of the picture tube
and the Aquadag coating.
The semiconductors indicated in the circuit diagram and in
the parts lists, are interchangeable per position with the
semiconductors in the unit, irrespective of the type
indication on these semiconductors.

3. Directions for Use


You can download this information from the following websites:
http://www.philips.com/support
http://www.p4c.philips.com

www.sharatronica.com

DPTV585 AA

3.

EN 5

Manufactured under license from Dolby Laboratories.


Dolby, Pro Logic and the double-D symbol, are
trademarks of Dolby Laboratories.

E_06532_006.eps
240604

Figure 2-2 Dolby PL symbol

EN 6

4.

DPTV585 AA

Mechanical Instructions

4. Mechanical Instructions
4.1

Index of this chapter:


4.1 Disassembly Procedures
4.2 Service Position
4.3 Picture Tube Replacement
4.4 Set Re-assembly

Disassembly Procedures
All numbers, found in the following text, refer to the drawing
below and apply to both the 43 and 55 models.
Note:
Not all shown items are available for all models.
If you are servicing a PWB or speaker, you do not need to
remove the plastic Upper Back Cover (4).

Notes:
Figures below can deviate slightly from the actual situation,
due to the different set executions.
Follow the disassembly instructions in described order.

F_15120_044.eps
120805

Figure 4-1 Exploded view 51 cabinet


4.1.1

Lower Center Back Cover Removal (86)

4.1.4

1. Remove all screws (B and C).


2. Remove the Lower Center Back Cover.
4.1.2

1. Disconnect all cables.


2. Remove four screws from the PWB.
3. Lift the AC Input Panel up and out.

Side Back Cover Removal


4.1.5
Remove all screws (F) from each of the Side Back Covers
(some prying may be necessary to dislodge covers).
Note: This allows access to the Side Jack Panel and to the Left
and the Right Speakers.

4.1.3

AC Input Panel Removal

Large Signal Board Removal (LSB)


Note: See for the location of the panels figure "PWB location"
in Chapter 1 "Technical Specifications, Connection Facilities,
and Chassis Overview".
1. Disconnect all cables.
2. Remove three screws from the center of the PWB and pull
three tabs on the right of the bracket.
3. Lift the right side of the LSB and slide the panel up and out.

Small Signal Module Removal (SSM)


1. Remove three screws along the rear of the chassis frame.
2. Remove two screws, which hold the chassis frame and are
located between the LSB and SSB panels.
3. Remove one screw, which holds the chassis frame and is
located between the Input Power and LSB panels
4. Remove the rear Jack Panel cover (76).
5. Slide the Chassis assembly rearward to allow access to the
Module Bracket.
6. Remove the screws, which secure the Module Bracket,
and release the cables.
7. Remove two screws from the centre of the SSM PWB.
8. Pull three tabs on the right of the panel bracket.
9. Lift the right side of the SSM, then move the SSM to the
right to remove it.

www.sharatronica.com

Mechanical Instructions
4.1.6

Side Jack Panel Removal

PIP Panel Removal (if present)

Caution: Do not disturb the focus assembly wing nuts, as this


will misadjust mechanical focus.

Small Signal Board Removal (SSB)


First, remove the Module Bracket (see the chapter Small
Signal Module Removal).
1. Release the metal retainer clips, located at the front and
rear edges of the SIMM connector.
2. Tilt the SSB to the right and then pull it up.

4.1.9

EN 7

1. Remove the Plastic Light Barrier.


2. Disconnect the CRT panels, 2nd anode leads (at HVT),
and the yoke connectors from assemblies to be removed.
3. To remove the complete Optical Assembly, remove four
screws (G) and lift the assembly up and out.
4. To remove individual CRT assemblies, remove four screws
(H) from the desired assembly and lift the assembly up and
out.

1. Remove the rear Jack Panel cover (76).


2. Remove three screws from the PIP panel.
4.1.8

4.

4.1.15 Complete Optical Assembly or Individual CRT Assembly


Removal

1. Remove the Left Side Back Cover (see procedure above


excluding the Module Bracket removal).
2. Remove two screws from the panel.
3. Slide the Side Jack Panel PWB out of the bracket.
4.1.7

DPTV585 AA

4.2

Service Position
1.
2.
3.
4.

Convergence Panel Removal (ACS)

5.
6.

First, remove the Module Bracket (see the chapter Small


Signal Module Removal).
1. Carefully pull the ACS panel upward to separate it from the
SSM connectors.
2. Disconnect the cable assemblies.

7.
8.
9.

4.1.10 Wide Band Video Panel Removal (HOP)


First, remove the Module Bracket (see the chapter Small
Signal Module Removal).
1. Remove the rear Jack Panel cover (76).
2. Disconnect the ribbon cable connectors.
3. Carefully separate the HOP panel from the SSM
connectors.

4.3

Remove the Side Back Covers.


Remove the Front Speaker Baffle.
Remove the Front Control Panel.
Route the ribbon cable and the wire through opening and
into the back of the unit.
Reconnect the ribbon cable to the Front Control Panel.
Remove the Side Jack Panel to allow room for cable
movement.
Remove the rear Jack Panel cover (76).
Being careful with the PIP Panel, pull the Chassis Frame
out and tilt up.
Place the Chassis Frame on the bottom board of the PTV.

Picture Tube Replacement


Replacement of the cathode ray tube (CRT) and/or optical
system components of a Projection TV (PTV) can be easily
accomplished by following general guidelines. Use care when
working around the CRT and optical systems of the PTV. The
PTV light path encompasses a number of precision optical
components. These include lenses, mirrors, the lenticular
screen, and Fresnel lens. The PTV incorporates three separate
CRTs, representing green, red, and blue outputs. Each CRT
uses an independent deflection/convergence yoke, magnetic
centring ring, coupler, C-element lens, and output lens (A/B
lens). Each tube is mechanically fastened to a coupler which
houses fluid (a glycol-type substance) used to cool the high
temperatures generated by the small (7") CRTs. The fluid also
provides an optical characteristic supporting the optical system
of the PTV. When replacement of a CRT or optical component
is required, caution must be exercised in preventing fluid
spillage. The technician must carefully reassemble the CRT/
optical components, ensuring a proper seal of the coupling
fluid. Use only factory original coupling fluid.

4.1.11 Front Control Panel and Left or Right Speaker Removal (5)
1. Remove the Left and Right Side Back Covers.
2. Remove the two screws (on either side) of the speaker
location.
3. Release two tabs on either side of the speaker baffle and
pull the baffle forwards.
4. Loosen the ribbon cable and the grounding wire to allow
working space.
5. Remove two screws to remove the Front Control Panel
(4527).
6. Remove four screws each to remove the speakers (5208/
5206).
4.1.12 Upper Back Cover Removal (4)

Caution: Do not use or add water as an alternative to the


prescribed coupling fluid.
Note: Upon completion of CRT/optical assembly repair, the
centring, convergence, grey scale, mechanical and electrical
focus adjustments are required. If more than one assembly
requires repair, it is recommended the service technician fully
complete one assembly at a time, using the existing
assemblies as a reference for the alignment of the centring and
convergence.

1. Remove all screws (A and B).


2. Lift the cover up to dislodge from pegs (J) and remove the
cover.
4.1.13 Plastic Light Barrier Removal (Optical Assembly)
Remove two screws (E) (one each at either end of the plastic
light barrier).

The following procedure should be used when performing


repairs on the CRT/optical assemblies of the Projection TV.

4.1.14 Mirror Mounting Board Removal (57)


Remove all screws, located in the mirror mounting board
brackets, and remove the board.

4.3.1

Note: Take care not to place fingerprints or smudges on the


mirror.

www.sharatronica.com

Disassembly Procedure
A. Removal of a single CRT/Lens Assembly from the light
rack
1. Remove AC power from the PTV.
2. Remove the upper and lower back covers (1/4" screws).

EN 8

4.

DPTV585 AA

Mechanical Instructions

3. Remove the barrier board and the shield cover from around
the lens assemblies (1/4" screws).
4. Carefully remove the CRT Socket Board from the CRT of
the CRT/optical assembly being serviced.
5. Remove the yoke and convergence plugs, of the CRT/
optical assembly being serviced, from the Large Signal
Module.
6. Remove the high voltage anode lead from the HV splitter
block on the Large Signal Module of the CRT/optical
assembly being serviced. Remove ground lug connectors
from the coupler frame.
7. Remove the four 1/4" screws that secure the CRT/lens
assembly to the light rack. These four screws are located
in each corner, on the top of the coupler assembly.
Caution: Do not remove the bolts with pressure springs or
the inverted Torx screws of the CRT/lens assembly. The
removal of these components could result in fluid spillage
into the PTV cabinet.
8. Carefully remove the CRT/Lens assembly from the PTV
cabinet.
4.3.2

Servicing the CRT/Lens Assembly


Warning: Coupling fluid is a poisonous solution containing a
high concentration of ethylene glycol. Do not leave exposed
fluid unattended. Prevent children or pets from coming into
contact with the fluid. Clean up spills immediately.
Caution: Do not attempt any repairs on the CRT/optical block
assembly without first removing the CRT coupling fluid.
Removal of the delta output lens will result in spillage of the
coupling fluid.
B. Removing the PTV Coupling Fluid
All repairs made to the CRT/optical block assembly require the
removal of the coupling fluid. The following procedure
describes how to remove the PTV coupling fluid.
1. Lay the CRT assembly on its side with the plug pointing up.
2. Remove the plug (X8).
3. Remove some of the fluid from the coupler to prevent
spillage when the CRT is removed. An empty coupling fluid
bottle with a cone top is recommended to lower the fluid
level within the coupler. Squeeze and hold the bottle and
insert the tip of the cap into the drain hole of the coupler.
Loosen the grip on the bottle, allowing the fluid to be pulled
up into the bottle. Save the fluid.
4. Reinstall the plug (X8).
5. Stand the CRT assembly up with the neck of the CRT
pointing up.
6. With an awl or marking pen, outline the edges of the CRT
onto the coupler.
Note: The correct positioning of the CRT to the coupler is
critical to the optimum performance of the optical system.
7. Remove the four CRT mounting bolts (A) (with springs and
spacers) and remove the mounting bracket (D).
8. Remove the four CRT mounting ear screws.
Note: The CRT mounting ear screws are not used on some
assemblies.
9. Gently remove any metal shavings from around the screw
holes. Do not allow the metal shavings to get into the fluid.
Note the position of the high voltage anode cap with
respect to the coupler.
10. Carefully remove the CRT from the coupler. Wipe any
excess fluid from the faceplate of the CRT. Set the CRT
aside.
11. Use an empty coupling fluid bottle to extract the remainder
of the fluid from the coupler.
Note: Complete removal of the coupling fluid is not
necessary when only replacing the CRT.
12. Clean any remaining fluid from the coupler and the CRT
gasket channel using absorbent tissue. Refer to "C".
Cleaning the Coupler, C-element Lens, and CRT
Faceplate procedure if the fluid is discoloured or
contaminated.

13. Make all necessary repairs.


C. Cleaning the Coupler, C-Element Lens, and CRT
Faceplate
1. Remove CRT coupling fluid as described in steps B1
through B13.
2. Using denatured alcohol on a cloth made of 100% cotton
or a lens cleaning tissue, gently clean the C-element
(fisheye) lens, coupler and the CRT faceplate. Thoroughly
clean the coupler assembly, including the expansion
chamber bladder, and allow to fully dry.
Caution: Do not use soap or detergent type substances to
clean the coupler and its related assemblies. Water can be
used as an alternative to denatured alcohol, but the
assemblies must be completely dry before reassembly of
the coupler and the addition of the coupling fluid. A hair
dryer may be used to dry the coupler and its assemblies
before reassembly. If contaminated fluid is discovered, the
coupler and its related assemblies must be completely
disassembled and cleaned to prevent a reoccurrence.
3. Replace the CRT and C-element lens gaskets.
4. Reassemble the C-element lens and the output lens to the
coupler.
5. Refer to "Replacing the CRT Coupling Fluid" upon
completion of necessary repairs and cleaning of the
optical/coupler assemblies.
D. Replacement of the CRT
1. Remove CRT coupling fluid as described in steps B1
through B13.
2. Remove the plastic protective coating (if present) from the
faceplate of the replacement CRT.
3. Refer to "Replacing the CRT Coupling Fluid" to complete
the CRT replacement.
E. Repair or Replacement of the Optical/Coupler Assembly
1. Remove CRT coupling fluid as described in steps B1
through B13.
2. Remove the four inverted-type Torx screws, which secure
the Delta output lens to the coupler. An inverted-type Torx
socket can be purchased using part number 4835 395
17303.
3. Removal of the Delta output lens will allow access to the Celement lens, C-element gasket, coupler, and its
assemblies.
4. Refer to "Replacing the CRT Coupling Fluid" upon
completion of necessary repairs to the optical/coupler
assemblies.
F. Replacing the PTV Coupling Fluid
Notes:
Before replacing the CRT coupling fluid, ensure the
expansion chamber bladder is fully collapsed. This can be
easily inspected by viewing the bladder through the small
hole on the expansion chamber assembly. If the rubber of
the bladder is not easily visible through the small hole, then
the bladder may be considered collapsed and fluid can be
added. If the rubber of the expansion chamber bladder is
visible at the hole of the expansion chamber, then
replacement of the expansion chamber bladder is required.
The CRT coupling fluid is critical to the optical performance
of the PTV. Use only part number 4835 310 67032 (3 bottle
kit) or 4835 310 67031 (1 bottle) to ensure the optical
integrity and performance reliability of the PTV when
replacing the CRT coupling fluid.
1. Reinstall the CRT gasket into the gasket channel of the
coupler. Confirm the placement of the CRT, C-element
lens, and vent plug gaskets.
2. Place the CRT onto the coupler with the high voltage
anode lead positioned as marked in step 10 of procedure
B.
3. Carefully position the CRT onto the coupler, using the
outline defined in step 6 of procedure B as a reference.

www.sharatronica.com

Mechanical Instructions
4. Start the CRT mounting ear screws but do not tighten
them.
5. Tighten the CRT mounting ear screws in a star pattern (like
tightening lug nuts on the wheel of a car). Make sure the
CRT does not shift position from the outline defined in step
B6.
Caution: do not over tighten the CRT ear screws (the CRT
mounting ear screws are not used on some assemblies).
6. Install the CRT mounting bracket and start the four CRT
mounting bracket bolts with springs.
7. Tighten the bolts in a star pattern.
8. Lay the CRT assembly on its side with the plug pointing up.
9. Remove the plug.
10. Using the PTV coupling fluid bottle with the cone top, refill
the coupler with fluid through the drain access hole.
Completely fill the coupler chamber so the fluid is level with
the top of the coupler at the plug. Wipe any excess fluid
from around the coupler.
11. Reinstall the plug and check for any fluid leaks.
12. Install the repaired CRT/optical block assembly into the
PTV and perform any necessary adjustments.

4.4

Set Re-assembly
To re-assemble the whole set, execute all processes in reverse
order.
Note: While re-assembling, make sure that all cables are
placed and connected in their original position

www.sharatronica.com

DPTV585 AA

4.

EN 9

EN 10

5.

DPTV585 AA

Service Modes, Error Codes, and Fault Finding

5. Service Modes, Error Codes, and Fault Finding


Index of this chapter:
5.1 Test Conditions
5.2 Service Modes
5.3 Problems and Solving Tips (related to CSM)
5.4 ComPair
5.5 Error Codes
5.6 The Blinking LED Procedure
5.7 Trouble Shooting Tips

5.1

How to enter SDM


To enter the Service Default Mode, press the following key
sequence on the remote control transmitter
0-6-2-5-9-6-MENU. Do not allow the display to time out
between entries while keying the sequence.
Upon entry into the Service Default Mode, the letters "SDM" will
be displayed at the upper right corner of the screen.

SDM

Test Conditions
HRS: 120E SWID: HDR: 1AP1-5.15

The chassis is equipped with test points printed on the circuit


board assemblies. They refer to the diagram letters. The
numbering is in a logical sequence for diagnostics. Always start
diagnosing (within a functional block), in the sequence of the
relevant test points for that block.

ERR:

14

13

31

30

17 16 23

Measurements should be performed under the following


conditions:
Service Default Mode.
Video: Colour Bar Signal.
Audio: 3 kHz left, 1 kHz right.

5.2

E_15000_061.eps
141004

Service Modes
Figure 5-1 SDM menu
Service Default Mode (SDM) and Service Alignment Mode
(SAM) offer several features for the service technician, while
the Customer Service Mode (CSM) is used for communication
between a Philips Customer Care Centre (P3C) and a
customer.

Special SDM functions


Access to normal user menu: Pressing the "MENU" button
on the remote control switches between the SDM and the
normal user menus (with the SDM mode still active in the
background).

There is also the option of using ComPair, a hardware interface


between a computer (see requirements below) and the TV
chassis. It offers the ability of structured troubleshooting, test
pattern generation, error code reading, software version
readout, and software upgrading.
Minimum requirements: a Pentium processor, Windows 95/
98, and a CD-ROM drive (see also paragraph ComPair).
5.2.1

How to exit SDM


To exit the Service Default Mode, press the Power (standby)
button.
Note: To save the error codes, unplug the AC power cord
without turning off the set. When the power is turned back on,
the Service Default Mode will still be active.

Service Default Mode (SDM)


Introduction
The Service Default Mode (SDM) is a technical aid for the
service technician. The Service Default Mode (SDM)
establishes fixed, repeatable settings of customer controls,
which allow consistent measurements to be made. The SDM
also initiates the blinking LED procedure and, if necessary,
overrides the 5 V protection.
The SDM places the set in the following pre-defined conditions:
Tuning frequency set to 475.25MHz.
Volume level set to 25% (of the maximum volume level).
Other picture and sound settings set to 50% (mid-range).
The following functions are turned OFF while in SDM:
Timer
Sleep timer
The following functions are disabled during SDM (and enabled
after leaving SDM):
Parental lock
Blue mute
Hospitality Mode
No-ident Timer (normally the set is automatically switched
off when no video signal (IDENT) is received for 15
minutes).

5.2.2

Service Alignment Mode (SAM)


The Service Alignment Mode (SAM) is used to align the set
and/or adjust the option settings and to display/clear the error
code buffer values.
How to enter SAM
To enter the Service Alignment Mode (SAM), press the
following key sequence on the remote transmitter:
0-6-2-5-9-6-[i+]. Do not allow the display to time out
between entries. After entering SAM with this method a
service warning will appear on the screen, you can
continue by pressing any digit key on the RC.
Use the DST-emulation feature of ComPair.
Press the ALIGN button on the DST while the set is in the
normal operation
After entering this mode, SAM the following menu structure
will appear on the screen:

All other controls operate normally.

www.sharatronica.com

Service Modes, Error Codes, and Fault Finding

SAM

101

23

18

EN 11

The functionality of the OPTIONS and ALIGNMENTS (TUNER,


WHITE TONE, GEOMETRY, SOUND, and SMART SETTING)
sub-menus are described in the "Alignments" section (chapter
8).

0 0 0 0

OPT: 199 174 7 207 55 0 0 0

CLEAR ERRORS
OPTIONS
TUNER
SOUND
SMART SETTING
GDE SAM

5.

Clear Errors: Erases the contents of the error buffer. Select the
CLEAR ERRORS menu item and press the LEFT or RIGHT
cursor key. The contents of the error buffer are cleared.

HRS: 0062 SWID: HD5.2US1-1.0


ERR:

DPTV585 AA

How to exit SAM


To exit the Service Alignment Mode, press the Power
(Standby) button.

>
>
>
>
>
>

Note: To save the error codes, unplug the AC power cord


without turning off the set. When the power is turned back on,
the Service Alignment Mode will still be active.
F_15120_037.eps
090805

5.2.3
Figure 5-2 SAM menu
Contents of SAM
OPERATION HOURS. Displays the accumulated total of
operation hours (not the standby hours).
SOFTWARE INFO
SWID Displays the SW version of the software.
example: HD5.2US1-1.00
AP1 = 2 letter and 1 digit combination to indicate
the software type and supported languages:
AP = Asian Pacific.
1 = Main SW language version number.
5.15 = Sub version number.
ERRORS (followed by maximal 7 errors). The most recent
error is displayed at the upper left (for an error explanation
see paragraph Error Codes).
OPTION BYTES. See chapter 8.
SUB MENU
Clear Errors
Erases the contents of the error buffer. Select the
CLEAR ERRORS menu item and press the LEFT
or RIGHT cursor key. The contents of the error
buffer are cleared.
The functionality of the OPTIONS and
ALIGNMENTS (TUNER, WHITE TONE,
GEOMETRY, SOUND, and SMART SETTING)
sub-menus are described in the service
adjustments.
The functionality of the OPTIONS and ALIGNMENTS
(TUNER, WHITE TONE, GEOMETRY, SOUND, and
SMART SETTING) sub-menus are described in the
service adjustments.
How to navigate
Menu items may be selected using the cursor UP/DOWN keys.
The selected item will be highlighted.
When not all menu items will fit on the screen, pressing the
cursor UP/DOWN keys on the remote transmitter will display
the next/previous menu items.
With the cursor LEFT/RIGHT keys, it is possible to:
Activate/deactivate the selected menu item (e.g. TUNER)
Change the value of the selected menu item (e.g. VERSLOPE)
Activate the selected submenu (e.g. SERV-BLK)
Access to normal user menu
Pressing the "MENU" button on the remote control switches
between the SAM and the normal user menus (with the SAM
mode still active in the background). Pressing the "MENU" key
in a submenu will return the screen to the previous menu.
Menu and Sub-menu Definitions

www.sharatronica.com

Customer Service Mode (CSM)


Purpose
When a customer is having problems with his TV-set, he can
call his dealer. The service technician can then ask the
customer to activate the CSM, in order to identify the status of
the set. Now, the service technician can judge the severity of
the complaint. In many cases, he can advise the customer how
to solve the problem, or he can decide if it is necessary to visit
the customer.
The CSM is a read only mode; therefore, modifications in this
mode are not possible.
There are 2 pages in the CSM. the second page is accessed
by pressing the channel down button on the remote control or
keyboard. Press channel up to view the previous page. The
second page shows the status of the ATSC module, like
channel input, RF channel selected, channel information, type
and status.
How to enter CSM
Use one of the following methods:
Press the 'MUTE' button on the RC-transmitter
simultaneously with the 'MENU' button on the TV (top
control) for (at least) 4 seconds.
Note: Activation of the CSM is only possible if there is no (user)
menu on the screen!

CSM
1

HRS: 0062 SWID: IHDTV2K4: 2US1-1.00

HDDW

GDE SWID: 01.22

SWID: HDDW1.1-00018

CODES:

OPT: 186 174 7 207 55 0

101

23

SYSTEM: DIGITAL

17 103

31
0

NVMID: 30

23

16

11
12

TINT: 0

VOLUME: 26

13

COLOR: 59

BALANCE: 0

14

BRIGHTNESS: 66

SOURCE: ANTENNA

15

PICTURE: 51

10

F_15120_038.eps
090805

Figure 5-3 CSM menu


Contents of CSM
Customer Service Menu 1
Line 1 : "HRS : nnnn" and SWID : "2US1-1.00"
HRS: Indicates the accumulated total of operational
hours. (Shown in hexadecimal format.) (Standby hours
are not counted as operating hours).

EN 12

5.

DPTV585 AA

Service Modes, Error Codes, and Fault Finding

SWID: Software identification of the main micro


controller (2US1-1.00)
US1 is 2 letter and 1 digit combination to indicate the
software type and the supported languages.
Line 2 : "HDDW SWID: HDDW1.1-00018" AND NVMID:
30;
HDDW SWID: Software identification of DW module.
NVMID: Software identification of the NVM.
Line 3: "GDE SWID: 01.22"; Software identification of GDE
engine.
Line 4 : "CODES : xx xx xx xx xx xx xx "; Error code
buffer (see explanation of error codes above) Displays the
last 7 errors of the error code buffer.
Line 5 : "OPT xxx xxx xxx xxx xxx xxx xxx xxx"; Option
bytes. Option bits control software and hardware
functionality. An option byte or option number represents
8 of those bits. Each option number is displayed as a
number between 0 and 255. The set may not work correctly
when an incorrect option code is set. See Service
Adjustments for more information on correct option settings
Line 6: "SYSTEM : AUTO"; Indicates which Colour and
sound system is installed for this preset: NTSC/PAL/
SECAM. Complaints that may be caused by an incorrect
system setting: no color / colours not correct / unstable
picture /noise in picture. To change the system setting of a
preset: Press the "MENU" button on the remote control
Select the INSTALL sub menu
Select the MANUAL STORE sub menu
Select and change the SYSTEM setting until picture
and sound are correct
Select the STORE menu item
Line 7 : Line 7 through 15 show the stauts of customer
controls and signal source selected.
Line 8: "VOLUME"; Value indicates level at CSM entry.
Line 9 : "BALANCE"; Value indicates level at CSM entry.
Line 10 : "SOURCE :"Indicates which SOURCE is installed
for this preset. AV1, AV2, SVHS2, Channel number (8)
Line 11: Line 7 through 15 show the stauts of customer
controls and signal source selected..
Line 12 : "TINT"; Value indicates level at CSM entry.
Line 13 : "COLOUR"; Value indicates level at CSM entry.
Line 14 : "BRIGHTNESS"; Value indicates level at CSM
entry.
Line 15 : "PICTURE"; Value indicates level at CSM entry.

'Contrast' value. The new value(s) are automatically stored


(in 'personal' pre-set) for all TV channels.
2. Check line 7 'Brightness' and 8 'Contrast'. If the value of
line 7 is low (< 10) or the value of line 8 is low (< 10),
increase the 'Brightness' or the 'Contrast' value.
Picture too bright
1. Press 'Smart Picture' button on the RC-transmitter. In case
the picture improves, decrease the 'Brightness' or the
'Contrast' value. The new value(s) are automatically stored
(in 'personal' pre-set) for all TV channels.
2. Check lines 7 'Brightness' and 6 'Contrast'. If the value of
line 7 is high (> 40) or the value of line 8 is high (> 50).
Decrease the 'Brightness' value or increase the 'Contrast'
value.
White line around picture elements and text
1. Press 'Smart Picture' button on the Remote Control. In
case the picture improves, decrease the 'Sharpness' value.
The new value is automatically stored (in personal preset) for all TV channels.
2. Check line 11 'Sharpness'. Decrease the 'Sharpness'
value. The new value is automatically stored for all TV
channels.
No picture
Check line 27 'Tuned bit'. In case the value is 'On', install the
required program again. Open the installation menu and
perform manual installation.
Blue picture
No proper signal is received. Check the aerial cable/aerial
system.
Blue picture and/or unstable picture
A scrambled or decoded signal is received.
Black and white picture
Check line 9 'Colour'. In case the value is low (< 10), increase
the 'Colour' value. The new value is automatically stored for all
TV channels.
No colours/colour lines around picture elements or
colours not correct or unstable picture
Check line 20 'TV System'. If a strange system pops up,
something has gone wrong during installation. Re-install the
channel.

How to exit CSM


Use one of the following methods:
Press a key on the remote control transmitter with
exception of the 'CHANNEL', 'VOLUME' and digit (0-9)
keys)
Press the POWER button on the remote control
transmitter or on the TV set.

5.3

Problems and Solving Tips (related to CSM)


Note: Below described problems are all related to the TV
settings. The procedures to change the value (or status) of the
different settings are described above. New value(s) are
automatically stored.

5.3.1

Menu text not sharp enough


1. Press 'Smart Picture' button on the RC-transmitter. In case
picture improves, decrease the contrast value. The new
value(s) are automatically stored for all TV channels.
2. Check line 8 'Contrast'. The value of line 8 is high (> 50).
Decrease the contrast value.

Picture Problems
Snowy/noisy picture
1. Check line 24 'Noise Figure'. In case the value is 127 or
higher, and the value is high on other programs, check the
aerial cable/aerial system.
2. Check lines 11 'Sharpness' and 24 'Noise Figure'. In case
the value of line 11 is 3 or 4 and the value of line 24 is high
(127 or higher), decrease the 'Sharpness' value.

5.3.2

Sound Problems
No sound from left and right speaker
Check line 6 'Volume'. The value is low. Increase the value of
'Volume'. The new value(s) are automatically stored (in
personal pre-set) for all TV channels.
Sound too loud for left and right speaker
Check line 6 'Volume'. The value is high. Decrease the value of
'LS Volume'. The new value(s) are automatically stored (in
personal pre-set) for all TV channels.

Picture too dark


1. Press 'Smart Picture' button on the RC-transmitter. In case
the picture improves, increase the 'Brightness' or the

www.sharatronica.com

Service Modes, Error Codes, and Fault Finding


5.4

ComPair

5.4.1

Introduction

5.4.3
ComPair (Computer Aided Repair) is a service tool for Philips
Consumer Electronics products. ComPair is a further
development on the European DST (service remote control),
which allows faster and more accurate diagnostics. ComPair
has three big advantages:
ComPair helps you to quickly get an understanding on how
to repair the chassis in a short time by guiding you
systematically through the repair procedures.
ComPair allows very detailed diagnostics (on I2C level) and
is therefore capable of accurately indicating problem areas.
You do not have to know anything about I2C commands
yourself because ComPair takes care of this.
ComPair speeds up the repair time since it can
automatically communicate with the chassis (when the
microprocessor is working) and all repair information is
directly available. When ComPair is installed together with
the Force/SearchMan electronic manual of the defective
chassis, schematics and PWBs are only a mouse click
away.
5.4.2

DPTV585 AA

5.

EN 13

Click on the Schematic hyperlink to automatically


show the position of the highlighted capacitor.

How To Connect
This is described in the chassis fault finding database in
ComPair .
TO
UART SERVICE
CONNECTOR

PC

TO
I2C SERVICE
CONNECTOR

VCR

Power
9V DC

I2C

E_06532_021.eps
180804

Figure 5-4 ComPair interface connection


5.4.4

Specifications
ComPair consists of a Windows based fault finding program
and an interface box between PC and the (defective) product.
The ComPair interface box is connected to the PC via a serial
(or RS232) cable.
For this chassis, the ComPair interface box and the TV
communicate via a bi-directional service cable via the service
connector(s).
The ComPair fault finding program is able to determine the
problem of the defective television. ComPair can gather
diagnostic information in two ways:
Automatic (by communication with the television): ComPair
can automatically read out the contents of the entire error
buffer. Diagnosis is done on I2C/UART level. ComPair can
access the I2C/UART bus of the television. ComPair can
send and receive I2C/UART commands to the micro
controller of the television. In this way, it is possible for
ComPair to communicate (read and write) to devices on
the I2C/UART busses of the TV-set.
Manually (by asking questions to you): Automatic
diagnosis is only possible if the micro controller of the
television is working correctly and only to a certain extend.
When this is not the case, ComPair will guide you through
the fault finding tree by asking you questions (e.g. Does the
screen give a picture? Click on the correct answer: YES /
NO) and showing you examples (e.g. Measure test-point I7
and click on the correct oscillogram you see on the
oscilloscope). You can answer by clicking on a link (e.g.
text or a waveform picture) that will bring you to the next
step in the fault finding process.
By a combination of automatic diagnostics and an interactive
question / answer procedure, ComPair will enable you to find
most problems in a fast and effective way.
Beside fault finding, ComPair provides some additional
features like:
Up- or downloading of pre-sets.
Managing of pre-set lists.
Emulation of the (European) Dealer Service Tool (DST).
If both ComPair and Force/SearchMan (Electronic Service
Manual) are installed, all the schematics and the PWBs of
the set are available by clicking on the appropriate
hyperlink.
Example: Measure the DC-voltage on capacitor C2568
(Schematic/Panel) at the Mono-carrier.
Click on the Panel hyperlink to automatically show
the PWB with a highlighted capacitor C2568.

www.sharatronica.com

How To Order
ComPair order codes (US):
ComPair Software: ST4191.
ComPair Interface Box: 4822 727 21631.
AC Adapter: T405-ND.
ComPair Quick Start Guide: ST4190.
ComPair interface extension cable: 3139 131 03791.
ComPair UART interface cable: 3122 785 90630.
Note: If you encounter any problems, contact your local
support desk.

EN 14

5.

5.5

Error Codes

5.5.1

Introduction

DPTV585 AA

Service Modes, Error Codes, and Fault Finding


Table 5-1 Error Code Table
Error number Explanation
0

The error code buffer contains all errors detected since the last
time the buffer was erased. The buffer is written from left to
right. When an error occurs that is not yet in the error code
buffer, the error code will appear at the left side and all other
errors shift one position to the right.
5.5.2

How to read the error buffer


Use one of the following methods:
On screen via the SAM (only possible when you have a
picture). Examples:
ERR: 0 0 0 0 0 0 0 : No errors detected.
ERR: 6 0 0 0 0 0 0 : Error code 6 is the last and only
detected error.
ERR: 9 6 0 0 0 0 0 : Error code 6 was first detected and
error code 9 is the last detected (newest) error.
Via the "blinking LED" procedure, if no picture is available.
See explanation of "The blinking LED procedure" below.

5.5.3

How to clear the error buffer


The error code buffer will be cleared in the following cases:
By activating "CLEAR ERRORS" in the SAM menu.
By exiting SDM or SAM with the "Standby" command on
the remote control.
Upon automatic reset, when the content has not changed
for 50 consecutive hours.

No error

FBX 3V3 protection

No Horizontal Flyback protection

Vertical Output Failure (GDE)

+5V protection active

HOP POR not sucessful

General I2C error main I2C bus

DAC Initialisation failure (GDE)

(not applicable)

HCS-GDE communication failure

10

NVM communication failure

11

NVM Id error

12

Main uP Internal RAM test failure

13

Main tuner I2C failure

14

Sound I2C failure

15

SRAM test failure

16

(not applicable)

17

(not applicable)

18

(not applicable)

19

(not applicable)

20

(not applicable)

21

(not applicable)

22

(not applicable)

23

Bocma IC TDA888xx on DW panel errorn

24
Note: By leaving SDM or SAM via the Mains switch, the error
buffer will not be reset.
5.5.4

Error codes
In case of non-intermittent faults, clear the error buffer before
starting the repair. This to ensure that "old" error codes are no
longer present. Before clearing the buffer, write down the
content, as the history can give you valuable information. If
possible, check the entire content of the error buffer. In some
situations, an error code is only the result of another error code,
and not the actual cause (e.g. a fault in the protection detection
circuitry can also lead to a protection).

25
26
27

Virtual Dolby error

30

HIP I/O-video processing error

31

Feature Box error

32
33
34
35
100
101

No Ack or response from GDE

102

HCS encountered errors

103

Sony A/V Switch I2C communication failure

104

GDE non-critical error

105

Change Display Config Exit did not occur

106

I'm alive' not received in time

107

Reserved for future error codes

108

Reserved for future error codes

109

Reserved for future error codes

110

Reserved for future error codes

111

Reserved for future error codes

112

Reserved for future error codes

113

Reserved for future error codes

114

Reserved for future error codes

115

Reserved for future error codes

116

Reserved for future error codes

117

Reserved for future error codes

118

Reserved for future error codes

119

Reserved for future error codes

Note: Error codes 1,2, 3, and 4 are protection codes, and in this
case, the supplies of some circuits will be switched "off". Also,
in protection, the LED will blink the number of times equivalent
to the most recent error code.

www.sharatronica.com

Service Modes, Error Codes, and Fault Finding

DPTV585 AA

5.

EN 15

Table 5-2 Error Code Table GDE


Error

Error Name

Vertical Output Failure

Description
This error indicates the Vertical Deflection pulse received at pin 9 on the TDA933x is not correct.
This can be caused by a failure in the HOP board or the Scan Board.

Horizontal Flyback Failure

This error indicates the Horizontal Flyback pulse received at pin 13 on the TDA933x is not correct.
This can be caused by a failure in the HOP board or the Scan Board.

HOP Initialization Failure

This error indicates the TDA933x was not initialized correctly during ACS board power up.
This can be caused by an error on the ACS board, the HOP board or the Small Signal Carrier
board.

DAC Initialization Failure

This error indicates the TDA8444 was not initialized correctly during ACS board power up.
This can be caused by an error on the ACS board, the HOP board or the Small Signal Carrier
board.

Auto Convergence Failure

Set References Failure

This error indicates there was an error while setting the reference values.

Sensor Pattern Failure

This error indicates there is an error in a sensor or an error occurred while walking a pattern
across a sensor.

General Initialization Failure

HOP IIC Error

This error indicates there was an IIC error while accessing the HOP.
This can be caused by an error on the ACS board, the HOP board or the Small Signal Carrier.

DAC IIC Error

This error indicates there was an IIC error while accessing the DAC.
This can be caused by an error on the ACS board, the HOP board or the Small Signal Carrier.

ST2050A IIC Error

Main EEPROM IIC Error

This error indicates an error during the Auto Convergence process.

This error indicates a general initialization software failure. This error is caused by the ACS board.

This error indicates there was an IIC error while accessing the ST2050A.
This can be caused by an error on the ACS board.
This error indicates there was an IIC error while accessing the main EEPROM on the ACS board.
This can be caused by an error on the ACS board.

EEPROM Factory Service 1 Failure This error indicates there was a data integrity failure when accessing the main EEPROM factory/
service area 1.
This error is caused by corrupted EEPROM data that does not match the data integrity CRC.

EEPROM Factory Service 2 Failure This error indicates there was a data integrity failure when accessing the main EEPROM factory/
service area 2.
This error is caused by corrupted EEPROM data that does not match the data integrity CRC.

EEPROM Factory Service 3 Failure This error indicates there was a data integrity failure when accessing the main EEPROM factory/
service area 3.
This error is caused by corrupted EEPROM data that does not match the data integrity CRC.

EEPROM Customer Data 1 Failure This error indicates there was a data integrity failure when accessing the main EEPROM customer data area 1.
This error is caused by corrupted EEPROM data that does not match the data integrity CRC.

EEPROM Customer Data 2 Failure This error indicates there was a data integrity failure when accessing the main EEPROM customer data area 2.
This error is caused by corrupted EEPROM data that does not match the data integrity CRC.

EEPROM Customer Data 3 Failure This error indicates there was a data integrity failure when accessing the main EEPROM customer data area 3.
This error is caused by corrupted EEPROM data that does not match the data integrity CRC.

EEPROM Factory Service 4 Failure This error indicates there was a data integrity failure when accessing the main EEPROM factory/
service area 4.
This error is caused by corrupted EEPROM data that does not match the data integrity CRC.

EEPROM Factory Service 5 Failure This error indicates there was a data integrity failure when accessing the main EEPROM factory/
service area 5.
This error is caused by corrupted EEPROM data that does not match the data integrity CRC.

EEPROM Factory Service 6 Failure This error indicates there was a data integrity failure when accessing the main EEPROM factory/
service area 6.
This error is caused by corrupted EEPROM data that does not match the data integrity CRC.

EEPROM Customer Data 4 Failure This error indicates there was a data integrity failure when accessing the main EEPROM customer data area 4.
This error is caused by corrupted EEPROM data that does not match the data integrity CRC.

EEPROM Customer Data 5 Failure This error indicates there was a data integrity failure when accessing the main EEPROM customer data area 5.
This error is caused by corrupted EEPROM data that does not match the data integrity CRC.

EEPROM Customer Data 6 Failure This error indicates there was a data integrity failure when accessing the main EEPROM customer data area 6.
This error is caused by corrupted EEPROM data that does not match the data integrity CRC.

EEPROM Scratch Pad Failure

This error indicates there was a data integrity failure when accessing the main EEPROM scratch
pad area.
This error is caused by corrupted EEPROM data that does not match the data integrity CRC.

www.sharatronica.com

EN 16

5.

DPTV585 AA

5.6

The Blinking LED Procedure

5.6.1

Introduction

Service Modes, Error Codes, and Fault Finding

The contents of the error buffer can also be made visible


through the "blinking LED" procedure. This is especially useful
when there is no picture.
When the SDM is entered, the LED will blink the number of
times equal to the value of the error code.
The ON/OFF indicator going out for 500 ms precedes all
error code sequences. (There is a possibility of up to 10.)
After the 500 ms delay, the ON/OFF indicator will slowly
flash the first number of the first code.
This immediately follows by rapid flashes for the second
number in the first code. If an error code is smaller than 10,
the ON/OFF indicator will rapidly flash 1-9 times to indicate
the code. (EXP. Six rapid flashes indicate an error code of
6.)
There will be a delay of approximately 3 seconds between
codes.
For error codes of 10 and higher, the ON/OFF indicator will
slowly flash the correct number of times to indicate the first
digit, and will then rapidly flash the correct number of times
to indicate the second digit. (EXP. Three slow flashes
followed by six rapid flashes indicate an error code of 36.)
When all error-codes are displayed, the sequence is
finished and the ON/OFF indicator turns OFF for 300 ms.
At this point the sequence will begin again as indicated by
the ON/OFF indicator turning ON for 300 ms and repeating
all error codes.

Checking the Screen voltage from the Focus G2 block will


indicate whether the High voltage circuit is working or not.
Horizontal and Vertical drive from the HOP panel must be
present for the High voltage to be present. Horizontal drive
should be present on Pin 9 of 1510 and Vertical drive should be
present on Pin 3.
5.7.3

No Picture
If Audio is present but there is no Picture, press the Index
button on the Remote control. If OSD is present, High voltage
is working and the CRT drive circuits are working. If the signal
is NTSC, YUV from the SSM is fed to the HOP on connector
1250. YUV from the SSB can be checked on Pins 25, 24, and
23 of connector 1020.

5.7.4

No Audio
The Audio amplifier is located on the SSM. The Audio is
powered by a supply located on the Large Signal panel. This
voltage can be checked on Pins 10 and 11 of connector 1516.
These voltages will measure a plus 23 and a minus 23 Volts.
Speaker output can be checked on connector 1349. A Centre
Channel Amp switch panel will be present on the Core models

Example: 112 024 036 0 0


After entering SDM:
The sequence will begin by the ON/OFF indicator turning
off for 500 ms.
Then slowly blink 11 times followed by two rapid blinks
(indicating error code 112).
Next the LED will pause for 300 ms followed by 2 slow
blinks follow by 4 rapid blinks, (indicating error code 024).
Next the LED will pause for 300 ms, then slowly blink 3
times followed by 6 rapid blinks (indicating error code 36).
Then pause 300 ms ending the sequence in this example.
If there were error codes in positions 4 and 5, those
sequences would also be given.
Note: If errors 1, 2, 3, or 4 occur, the LED always blinks
indicating the last error that occurred, even if the set is not in
service mode.

5.7

Trouble Shooting Tips

5.7.1

Introduction
Before the set can be repaired to a component level, it is
necessary to determine which board is defective. The Wiring
interconnect diagram is a useful tool for this (see chapter 6).

5.7.2

Dead set
The Standby Power supply and Rectifiers are located on the
Input panel. Control for power On/Off is performed by the
Microprocessor located on the SSB. This Processor is powered
by the 5 Volt standby voltage from the Input Panel. For a Dead
Set condition, check the 5 Volt standby supply on Pin 1 of 1102.
If this voltage is present, check the Standby line on Pin 3. This
line will be approximately 2.6 Volts in standby and zero Volts
when the set is turned "on". If the Standby line goes Low, check
the 130 Volt source on Pin 8 of connector 1518. If this voltage
is present, the Full Power supply on located on the Large
Signal panel is working. If the Picture is not present but audio
is, the High voltage or video drive circuits may have failed.

www.sharatronica.com

Block Diagrams, Testpoint Overviews, and Waveforms

DPTV585 AA

6.

17

6. Block Diagrams, Testpoint Overviews, and Waveforms


Wiring Diagram
1000/1020

R G2

B-SC1-IN_U-IN

G-SC1-IN_Y-IN

R-SC1-IN_VIN

FBL-SC1-IN

GND

Y-CVBS-SC2_AV2-IN

C-SC2_SVHS-IN

GND

CVBS-SC2_MON-OUT

10

NC

CVBS_TER_OUT

11

12

GND

IF-TER

13

14

GND

AGC

15

16

NC

GND

17

18

STATUS_1_PIP-AFT_50-60HZ
NC

G1

GND

+200V

FIL

GND

NC

31

32

HBLANK

BH-RET

EHT-INFO

33

34

NC

NC

35

36

STANDBY

VFB

37

38

IRQ

NC

39

40

+5VSTBY

NC

41

42

GND

+9V

43

44

GND

+5V

45

46

SDA_IN

SCL-IN

47

48

NC

NC

49

50

PWR_FAIL

SOUND_ENABLE

51

52

L-SC1_AV1-IN

L-SC2_AV2-IN

53

54

GND

NC

55

56

NC

GND

57

58

R-SC2_AV2-IN

NC

59

60

R-SC1_AV1-IN

BV-RET

BV-OUT

GH-RET

GH-OUT

Y/C_CVBS_SENSE_FRNT

10

+V_AUDIO

10

Y_FRNT_SVHS

GND

GND

DEF-GND

VFB

GND

NC

STANDBY

+5V_STBY

+130V

GND

10

PWR_FAIL

10

11

GND

11

1335

GND

10

R_FRNT

10

NC

61

62

FRONT DETECT

Y-CVBS_FRONT-IN (NU)

63

64

C_FRONT-IN (NU)

NC

65

66

NC

HEADPHONE-L

67

68

HEADPHONE_R

L-CL_VL-OUT

69

70

R-CL_VL-OUT

GND

71

72

NC

NC

73

74

AUDIO_SW

AUDIO-L

1344

BL2

4
BI2

GI2

2
RI2

1
GND

9
GND

GND

Y-SSB

5
GND

3
GND

L_HP_AMP

GND

R_HP_AMP

SIDE
JACK
PANEL

GND

1
2

10

GND

Pr

GND

Pb

GND

GND

1002

75

76

AUDIO-R

ON-OFF-LED

77

78

RC5

KEYBOARD

79

80

INT_ATSC

+5V_STBY

KEYBOARD

GND

NC

ON-OFF-LED

SCL_A_TXD

NC

SDA_A_RXD

RC5

GND

SCL_C

H SYNC

SDA_C

GND
FRONT
CONTROLS
1014

IF
GND

1014

10
1
2

1349

RIGHT

GND

GND

GND

GND

N/C

10

LEFT

11

GND

12

13

GND

14

FB

15

GND

GND

+9V

GND

-8V

STANDBY

VBLANK

HBLANK

T
W

ACS CONTROL MODULE

GND
3

L-CL_VL-OUT

GND

AV4-L

P1208

1001

P1219

GND

STANDBY

P1254

GND

AV4-R

Rx

GND

1001

+5VSTBY

R-CL_VL-OUT

1011

+5V
9

8
+5V
8

7
GND
7

5
GND

INT_ATSC
6

3
GND

SCL_1
4

2
SDA_1

12

11

10

1012

1009

12

GND

RV

10

RH

11

GV

12

GH

13

BV

GND

+15V

GND

+5V2

+5V2

14

BH

GND

15

GND

10

GND

11

+9V

12

+9V

ATSC INTERFACE
1000

Tx

POD_DET

PWR_ON

RESET

ATSC MODULE

10

11

12

GND

NC

GND

NC

GND

GND

+6VD

+6VD

GND

+3V3D

+3V3D

+3V3D

GND

GND

GND

+6VD

GND

P1534

P1533

GND

1504

1580

1511
GND

L_FRNT

1003
GND

GND

RAWDC
5

STANDBY
POWER
SUPPLY

NC
4

INPUT FILTER

TUNER

1
STARTUP
3

GND

AV2

AV1

NC
2

1507

1000

HBLANK

1518

1518

+15V

12

TXD

DPC

GND

12

SSM

11

10

HFP

RXD

SCO

11

10

GND

HDR

RTXT

GND

C_FRNT_SVHS

ACS CONTROL MODULE

FLASH

1002

EHT

GTXT

EWO

1010

BTXT

GND

1043

4
2

VERT

1151

1335

3 GND

2 RED

1 GND

3 GND

2 GRN

1 GND

3 GND

2 BLUE

1 GND

5 B AKB

4 GND

Y_CVBS_FRNT

1610

1250

1950

GND

VERT

FBL-TXT

GND

1700

1610

V-SSB

U-SSB

VD O

ABL

HD O

-35V

1701

1250

+12V

1710

1950
8

-15V

-22V

+8V

-22V

1711

1007

HOP MODULE

GND

SDA

GND-C

1720

1721

SCL

GND-C

+5V

HF

+22V

1516

+22V

3 +12

1 +8

2 BIAS

+35V

1006

1344

GV-RET

BH-OUT
3

GV-OUT

RV-OUT

RH-RET

1
GND

1217
2

3
GND

GRN

1
GND

30

1102
4

29

11

1500

F_15120_043.eps
120805

1581

VSYNC-SSB

FRAMEDRIVE-

-V_AUDIO

12

GND_HA

VERT_LO

BLUE

28

SSB

HORIZ_LO
VERT_HI

27

11

GREEN

HORIZ_HI

H-SSB

GND

1000

26

BLUE
CONV
YOKE

VERT_LO

25

GREEN
CONV
YOKE

U-SSB

Y-SSB

RED
CONV
YOKE

3.3V

VERT_HI

GND

24

3.3V

22

23

P1206

HORIZ_LO

21

1020

HORIZ_HI

NC
V-SSB

0302

RED

19

1210

1005

1302

VERT_LO

NC

20

12

GND
4

FIL

GND

+200V

G1
4

G1

FIL

GND

+200V

5 G AKB

1510

VERT_HI

1510

1505

1501
1502

HORIZ_LO

1503

HORIZ_HI

1210

GND

2
BLUE

1
GND

1
1516
YOKES

DAG

DF-RET

FOCUS
1504

HV MODULE

4 GND

1204
RED CRT BOARD

GND

DF
3

12

+12V

4 G1

1202

LSB

1210

B AKB

GND

+12

BIAS

+8
1102

3 FIL

2 GND

1 +200V

1002

1207

1217

5 G AKB
1207

RH-OUT

2 BIAS

1212

1202

4 GND

1204
GREEN CRT BOARD

1201

RV-RET

+12V

1204
BLUE CRT BOARD

1 +8V

1212

1202

2 BIAS

1201

DPTV585 ATSC
WIRING INTERCONNECT
05/25/05

GND

B FOCUS

1 +8V

G1

FIL

1212

DAG

G2

RED

1202

G2

1207

1201
B G2

DAG

G2

GND

G FOCUS

DAG

G G2

FOCUS G2 BLOCK

+200V

R FOCUS

www.sharatronica.com

Block Diagrams, Testpoint Overviews, and Waveforms

DPTV585 AA

6.

18

I2C Overview
IC
B7

PAINTER

B1

SIMM CON.

B2

IF,I/O VIDEOPROCESSING

B4

HOP

B6

AUDIO DEMODULATOR

B3

FEATURE BOX

SDA-F

N.C.
N.C.

HIP

HOP

AUDIO
DECODER

PICNIC

ERR
30

ERR
5

ERR
14

INTERCONNECTIONS

C1

TUNER

U1

SDA-IN

SDA

47

SCL-IN

SCL

1201
1

EEPROM
NVM

2
ERR
10

5
TO PIP

1033
8

3130

7012
M24C32

3131

46

3911

3115

3074

+3V3_INTPAINTER

3906

3114

33

ADDRESS

7708
SAA4990H

61
62

PROZONIC

1106
UV1336BE/A

7017
CXA2089S

TUNER

AUDIO
VIDEO
SWITH

ERR
13

ERR
103

12

7011
CY7C1019

3702

88

3739

DATA

2
RES

CLK32
CLK16

1030
1
RES

DATA

7002
P89LPC921

2
TO MMI

89

15

1028
1

32

ADDRESS

UART INTERFACE PANEL

1009 1001

1000 1020

WC_NVM

3074

7709
SAA4978H

C6

97

3703

3705

3656
1

3002

SCL_NVM

3001

SDA_NVM

7651
MSP34XX

+3V3_INTPAINTER

78

10

7301
TDA9330H

SCL-S

80

11

3656

3026

46

+5V2_CON

7323
TDA9320H

3655

83

SDA-S

47

3031

3028

3030

84

ERR
6

3320

+5V2_CON
SET PROCESSOR
(PAINTER)

3655

SCL-F
3321

3027

3376

3029

81

3377

82

3033

7001
SAA5667HL

3032

+5V2_CON

3005

Rx

12 3003 Tx
MICRO
CONTROLLER

11

26

15

26

7716
M87C257

7714
MSM54V12222A

7715
MSM54V12222A

EPROM

FIELD
MEMORY

FIELD
MEMORY

TO P1206
ATSC

ERR
37

10

RAM

H1

ACS MODULE

H3

ACS MODULE

H2

ACS MODULE

DATA
1000
6

3067

TXD

3205
3204

11
10

7100
SAA5667HL
MICRO
CONTROLLER

SDA_A_Rxd

4304

Rxd

16

SCL_A_Txd

4302

Txd

17

SDA_B

29

SCL_B

28

70207021
7002
STV2050A
VIDEO
PROCESSOR

EF

70237024
EF

1300
1

7000
M24128-MN6

7001
M24128-MN6

EEPROM
17Kx8

EEPROM
17Kx8

3200

G-TXT

SCL_C

SCL_C

3201

3063

1043
7
RXD

SDA_C

SDA_C

2
3
I2C BUS B
TEST CONNECT

J1
1950
5

HOP PANEL

J2

1950
5

3955

SDA

3956

HOP PANEL

SCL

3966

47

1002
7

1000
6

3965

DATA

11

10

7600
TDA9331H

7800
TDA8444T/N4

1030
1
2

1111
11
12

3
DISPLAY
PROCESSOR

OCTUPLE
6 BIT DAC

F_15120_015.eps
020805

www.sharatronica.com

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

19

7. Circuit Diagrams and PWB Layouts


10

11

AUXILARY SUPPLY

1504

F502

1
2
3
4
5
6
7
8
9
10
11
12

+5VSTDYBY
STANDBY

1534
PFC5000

F506
+15V

I505

F507
I516

F510

47K

0V

3506

I508

470R

GND_HA

3513

B12B-EH-A

2u2
I506

3504

0V

1560
HEATSINK

I514

1519

STANDBY
1
2
3
4
5
6

I507

10K

2506

I502

7502
BC847B

3503
F501

10K
2505

TO 1500
OF LSB
PANEL

B5P-VH
I579
DSP-501N
500V

F527
F508
+9V

0V

GND_6VD
+6VD

2513

470u 25V

BAS316

100K
6505

100K

2520

To
470u 10V

13K
2526

3522

STPS2L30A

22n 6506

2K2

15K
3526

3525

4K7

3524
7

5514

I583

+3V3D

470u 10V

3K3
2556

2557

10u

47u
3529

1V1

5513

STPS2L30A

COMP
GND

I585

2554

FB

I582

1
3V5

22n 6510

OUT

1V

1n0

VCC

220p
2555

4u7

5512
I581

6V2

6514
I530 BAS316 I528

15K
3528

GND_6VD

GND_3V3D

2K2

GND_6VD

I586

3541

GND_6VD

GND_6VD GND_6VD

GND_6VD
GND_6VD
2

GND_6VD

1K5

3536

470p

2543
3549
330R

GND_6VD

1K0

7516
TL431

I584

4K7

1n5

2553

3530

F_15120_001.eps
280605

GND_HB

+9V
10u

7507
L5972D
8

470u 25V
2550

2542 2n2

2K2

RES

220R

5507

I566

47u

I570

220p
2525

1V5

2524

1n0

5506

2527

1n0

I564
470u 25V
2530

COMP
GND

I569

GND_6VD

1R0

1R0
3551

3550

FB

1V

I565

1
9V5

3535

2548
BAS316

6511

22n

1M0
2539

2n2
3543

2u2
2537

2u2
2541

2u2
2540

RES 2534

GND_6VD

470p

3532

GND_3V3D

2V3

I523

3139 123 6020.2

4V9 1

3542

GND_6VD
3534

I539

4V8

2538

I531

I546

I538

3
TCET1103(G)

3538
330R

OUT

2K2

I536
1
5V8

0V

2559

I534

7511
4

VCC

+6VD

470u 25V

2535
I525

I529

GND_6VD

3533

22u 35V

1K0

I526

GND_6VD

3V

6K8

3516

I524

F520

HEATSINK
1523

1n0
GND_HB

15V2

4u7
2

2546

3537
22K

3540
1V7

5509

I522

GND_6VD

GND_6VD

RES

7513
BC847B
2u2
2544

3514

220K

1M0

3515

I535
7512
BC847B

I545

SS34421-01

GND_HB

BZX384-C5V1

3546

S|GND
3 0V

I527

10u 25V

6516

1K0

I537

5
2V

RES

3539

3V2

1n0

2533

4
RTFC
OCP
OLP BD
FB

7V3

10R

RGP10D

1
179V

2532

I520

8
I568

2551

3547

21V

VCC

3531

12
11

2536

RES

7510
STR-W6833N(LF2003)

6512

I521

6509

I533

SB340

GND_6VD

15
10

I519

2m2 10V

6
5510

2547

6513

16
13

GND_3V3D

7508
L5972D

I563

I544

RES

I580

6508
SARS03
I532

14

1
2
3
4
5
6
7
8
9
10
11
12

+6VD

2522

5501
8

2519

2521

22n

47K
2528

3523

1n0

2m2 10V

+5VSTDYBY

4u7

10u

+5V2
10u

5505

5508

RES

5504

I561

5V1

7505-2
SI4532ADY

470u 25V

2549

+3V3D
50V 1u0

SB340

2523

B8P-PH-K
1580

GND_6VD
F509

470u 25V

5V

2545

7
8

F523

1K0

2529

6504

+6VD

GND_6VD

I557

10K

6501

15V1 2

GND_TUNER
I560

GND_3V3D

9503
9504
9505

3520
BZX384-C10
3507

GND_HB

2u2
3517

6507
2517

GND_HC

+15V
10u

4 10V5

I558

10u 25V

I512

1
2

BZX384-C10
2558

2518

1n0

RES

B6P-VH
1581
1
2
3
4
5
6
7
8

5503

I572

6
5

15V3
4u7

SB360
2552

470u 25V

GND_HA
GND_HC

15V

3521

1n0

7505-1
SI4532ADY

I573

5515

I574

2514

3
2512

2n2

I517

6503

F524

2m2 25V

470p

6502
GBU4J

9502
2531

2508

1511

470p

2511

4M7

2n2

3519

2516

1531

2.5MM

W8051

I513

+3V3D

1n0

2510

2
3

TUNER GND

5502

3MM

1530

GND_HC

GND_HB
F511

I578

2507

9501

4M7
GND_TUNER

470u

4M7

10K

5
4
3
2
1

7500
I504 BC847B

3505

3509

179V

3502

470u

2500
4

1n0

2504

F500

10K

1n0

1M5

2
JLB2806

1R0

6500
GBU4J

10n
3508

1
1524

220n
3510

2503

AC NEUTRAL

-T

I501

1507

2501

3527

5511

F513

3500

I510

100K

I509

2502

1
4

3 1506 4
1
2

F512

GND_HA

5HT6A3

AC HOT

470n
3501

AC MAINS
PLUG
1505

+5V2

GND_HA

1580

1533
PFC5000

P1534

A1

1102

To

Supply
Interface

To

To

P1533

470u 25V

470u 25V

Power Supply Panel: AC Input


1
2

www.sharatronica.com

10

11

1504 A11
1505 A1
1506 A2
1507 A6
1511 C1
1519 B11
1523 F7
1524 B2
1530 B1
1531 C1
1533 A1
1534 A2
1560 B6
1580 C11
1581 B11
2500 A5
2501 A5
2502 B3
2503 B2
2504 B5
2505 A9
2506 B9
2507 B5
2508 C3
2510 C5
2511 C3
2512 C4
2513 C9
2514 C7
2516 C2
2517 C7
2518 C7
2519 D7
2520 D9
2521 D7
2522 E8
2523 C9
2524 E10
2525 E10
2526 E11
2527 E11
2528 D5
2529 D8
2530 E8
2531 C4
2532 F4
2533 E4
2534 F7
2535 E7
2536 E8
2537 G3
2538 G3
2539 G3
2540 G2
2541 G2
2542 F7
2543 G4
2544 G2
2545 D6
2546 F6
2547 E4
2548 G6
2549 D7
2550 F8
2551 E7
2552 C6
2553 F8
2554 F10
2555 F10
2556 F11
2557 F11
2558 C8
2559 G2
3500 A4
3501 B2
3502 A8
3503 B3
3504 B9
3505 A8
3506 B2
3507 C8
3508 B9
3509 B9
3510 B4
3513 B3
3514 F1
3515 F1
3516 G1

3517 C8
3519 C2
3520 C8
3521 C9
3522 E10
3523 D4
3524 E10
3525 E10
3526 E10
3527 B4
3528 G10
3529 F10
3530 F7
3531 E5
3532 F7
3533 F8
3534 F7
3535 G10
3536 G5
3537 F4
3538 F6
3539 F6
3540 F2
3541 G10
3542 F7
3543 G3
3546 G7
3547 G8
3549 G3
3550 G3
3551 G3
5501 D6
5502 B4
5503 C9
5504 D9
5505 D8
5506 D10
5507 D11
5508 D7
5509 E7
5510 E5
5511 B3
5512 F8
5513 F10
5514 F11
5515 C7
6500 A5
6501 C8
6502 C5
6503 C6
6504 D7
6505 C9
6506 E10
6507 C8
6508 E5
6509 E4
6510 F10
6511 G5
6512 E7
6513 D7
6514 G4
6516 F2
7500 A8
7502 B8
7505-1 B8
7505-2 D8
7507 F9
7508 D9
7510 E3
7511 F6
7512 F1
7513 F1
7516 G7
9501 B4
9502 C4
9503 C10
9504 C10
9505 C10
F500 A5
F501 B5
F502 A11
F506 A11
F507 A11
F508 A11
F509 C11
F510 B5
F511 C4
F512 A1

F513 B1
F520 E8
F523 D7
F524 C6
F527 A11
I501 A7
I502 B8
I504 A8
I505 A11
I506 B9
I507 B9
I508 B3
I509 A2
I510 A3
I512 C3
I513 B4
I514 B5
I516 A4
I517 C5
I519 E5
I520 E5
I521 E5
I522 F4
I523 G5
I524 F5
I525 F5
I526 F2
I527 F3
I528 G4
I529 F3
I530 G3
I531 G3
I532 E4
I533 E4
I534 G1
I535 F1
I536 F6
I537 F2
I538 F6
I539 F8
I544 D6
I545 E6
I546 F6
I557 C9
I558 C8
I560 D6
I561 C9
I563 D7
I564 D8
I565 D10
I566 D10
I568 D8
I569 D10
I570 E10
I572 B9
I573 B7
I574 B7
I578 C1
I579 B3
I580 D4
I581 F8
I582 F10
I583 F10
I584 F8
I585 F10
I586 F10

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

20

Layout Power Supply Panel (Top Side)

F_15120_002.eps
280605

3139 123 6020.1


Layout Power Supply Panel (Bottom Side)

F_15120_003.eps
280605

3139 123 6020.2

www.sharatronica.com

1
2

( SIM CON. FEMALE )

8204 000 6507.3

3
4
5
6
7
8
9

www.sharatronica.com
10
11

F264

12
13

80

79

78

77

v64

v63

v62

v61

v60

v59

220R

3900

220R

3901
220R

3904

220R

3903

DEGAUSSING

KEYBOARD

RC

ON-OFF-LED

B7-118

B7-117

B7-

B7-116

B6-114

AUDIO-L

B6-115

AUDIO-SW

AUDIO-R

B6-113

AUDIO-C

13

SERVICE TIP: USE SSB-EXTENSION PANEL: 9965 000 05769 (board only) or 9965 000 14526 (with cables)

14

100p

100p
2903

2902

100p

2900

100p

2901

B6-111
B6-112

AUDIO-SL

B6-110

B6-109

4947 F6
4948 F7
4949 F7
4950 F7
4951 F7

F280

F279

F278

75
76

v58

v57

GND-AUD

R-CL_VL-OUT

L-CL_VL-OUT

B6-108

B6-106
B6-107

HEADPHONE-L
HEADPHONE-R

B6-105

L-FRONT-IN
R-FRONT-IN

B7-102

B6-100
B6-101

R-SC1_AV1-IN
R-SC1_AV-OUT

4941 G11
4942 G12
4944 F6
4945 F6
4946 F6

F277

F276

F275

v71
v56

FRONT-DETECT

B6-98
B6-99

R-SC2_AV2-IN
R-SC2-OUT

B6-96
B6-97

L-SC2-OUT

L-SC2_AV2-IN

L-SC1_AV-OUT

B6-94
B6-95

L-SC1_AV1-IN

12

74

73

72

71

v55

v54

B2-104

B2-103

B7-93

B7-91

4936 G8
4937 F11
4938 F11
4939 F12
4940 G11

F274

F273

F272

F271

70

69

v53

v52

8204_000_65073

4938
Y-CVBS-FRONT-IN
4939
C-FRONT-IN

4937

SOUND-ENABLE

SCL-S

B6-89

B6-88
SCL-F

SDA-F

4930 G5
4931 G6
4932 G7
4934 G5
4935 F8

F270

F269

F268

68

v50
v51

4942

4941

4940

B4-92

B7-90

B7-87

B7-86

11

67

66

65

64

v49

v48

v47

v46

POR-FLASH

SCL-F

B4-85

SCL-F

SDA-S

SDA-F

B4-84

SDA-F

4925 F6
4926 G6
4927 F5
4928 F6
4929 F7

F267

F266

F265

63

62

61

B3-82
B3-83

4920 F5
4921 F5
4922 G5
4923 G5
4924 G5

F263

F262

F261

v45

v44

v43

v42

SDA-F
SCL-F

10

60

59

58

57

v41

220R

3907

100R

B2-81

B2-80

4915 G4
4916 G4
4917 G4
4918 G3
4919 F5

F260

F259

F258

55
56

2904
100p

3909
220R

3902

SCL-F

SDA-F

4910 G3
4911 G3
4912 G3
4913 G3
4914 G3

F257

F256

F255

F254

v39
v40

100p

2906

100R

3908

+3V3_SIM

4905 F3
4906 F4
4907 F4
4908 F4
4909 F3

54

53

52

v38

v37

v36

100R

3911
100R

B7-151

B7-152

B7-141

F253

F252

F251

51

50

49

48

v35

v34

3906

B4-155

PIP-MONO

IRQ-DIGITAL

STANDBY

3911 G14
4901 F3
4902 F3
4903 F3
4904 F3

F250

F249

F248

46
47

+5V

Y-SCAVEM

IRQ-DIGITAL

B4-78
B4-79

F247

v33

4935

4954

B4-76
B4-77

3906 F14
3907 F10
3908 F9
3909 F10
3910 F5

F246

45

+8V

4936

4966

LIGHT-SENSOR

TILT

F245

44

43

+5V2

4953

220R

3905

B4-74,B4-139,B4-140

3904 F14
3905 F8

F244

42

v65

v32

4965

4952

EHT-INFO
DYN-FASE-COR

3901 F14
3902 F9
3903 F13

F243

F242

F241

40
41

v30
v31

2905

4929

2909 G1
2910 G1
2911 G2
2912 G2
3900 F14

F240

39

38

37

100p
4955

4964

4932

B4-72
B4-73

EW-DRIVE
HFB_X-RAY-PROT

F239

F238

F237

v29

v28

v27

4951

4950

B4-71

B4-70,B4-75

2904 G10
2905 G8
2906 G10
2907 G5
2908 G1

F236

36

35

34

4963

4962

4949

B4-68
B4-69

FRAMEDRIVE-

FRAMEDRIVE+

GND-LINEDRIVE

B4-67

7.

F235

F234

F233

v26

v25

4961

4948

4947

R-CRT
LINEDRIVE1

1000 H2
2900 G13
2901 G13
2902 G14
2903 G14

33

32

v24

4960

4959

4928

4946

4945

B7-63

F232

31

v23

v22

4931

4958

B4-65
B4-66

B-CRT
G-CRT

GND-RGB-CRT

B4-64

B7-149

DPTV585 AA

F231

F230

30

29

28

27

v21

v20

4944

4925

CUTOFF

P50

SC1-STATUS

v63 G14
v64 G14
v65 G8
v71 G12
0010 H15

F229

F228

F227

26

25

4957

4956

4926

220R 3910

B2-61
B2-62

B4-150

v58 G13
v59 G13
v60 G13
v61 G13
v62 G14

F226

v19

v18

v17

v16

4920
4921
SEL-SVHS-RR_STATUS2

CVBS-PIP_TUN1-2-CVBS-IN

F225

F224

24

23

22

21

100p
4934

2907

4923

SC1-STATUS

v53 G12
v54 G12
v55 G12
v56 G13
v57 G13

F223

F222

F221

F220

v15

20

v14

4924

B2-60

AGC

4919

19

v13

B2-59

IF-TER
4927

v48 G11
v49 G12
v50 G12
v51 G12
v52 G12

F219

18

4922

4930

B2-58

B2-56
B2-57

4906
CVBS-SC2_MON-OUT
4907
CVBS-SC1_AV1-IN
4908
CVBS-TER-OUT

F218

F217

v12

v11

B2-54
B2-55

17

16

15

14

v10

4917

4916

4915

4904
Y-CVBS-SC2_AV2-IN
4905
C-SC2_SVHS-IN

B2-53

FBL-SC1-IN

v43 G11
v44 G11
v45 G11
v46 G11
v47 G11

F216

F215

F214

F213

13

12

v9

v8

v7

4914

B2-51
B2-52

R-SC1_V-IN

v38 G10
v39 G10
v40 G10
v41 G10
v42 G10

F212

11

10

v6

4913

4903

4902

B2-50

B-SC1-IN_U-IN
G-SC1-IN_Y-IN

F211

F210

6
7

v5

4912

4911

v31 G8
v32 G8
v35 G9
v36 G9
v37 G10

F209

F208

F207

v4

v3

4909
4901

v26 G7
v27 G7
v28 G7
v29 G8
v30 G8

F206

F205

4918
4910

F204

F203

7
v2

v1

+8V_VDP

+8V_AUD

v21 G6
v22 G6
v23 G7
v24 G7
v25 G7

F202

TO 1020
SSM PANEL
(Section 6)

5904

+5V_AUD

v16 G5
v17 G6
v18 G6
v19 G6
v20 G6

1000

100n

2912

100n

5903

5902

+5V_VDP

+8V

+8V

2911

5901

+5V_CON

v11 G5
v12 G5
v13 G5
v14 G5
v15 G5

F201

H
100n

2910

100n

5900

v6 G3
v7 G4
v8 G4
v9 G4
v10 G4

+5V

100n

B1

2909

v1 G3
v2 G3
v3 G3
v4 G3
v5 G3

+5V

+5V

2908

Circuit Diagrams and PWB Layouts


21

SSB: SIM Connector (Male)


4952 F7
4953 F8
4954 F8
4955 G8
4956 G6
4957 G6
4958 G6
4959 G6
4960 G7
4961 G7
4962 G7
4963 G7
4964 G7
4965 G8
4966 G8

14

SIM CONNECTOR (MALE) SSB

15

5900 F1
5901 F1
5902 F2
5903 F2
5904 F2

15

B1

A
A

AUDIO DEMODULATOR

B6

E_15000_127.eps
191004

OTC/PAINTER

B7
C

B4
VDP-HOP
D

B3/B8
FEATURE-BOX
E

B2
VDP-HIP
F

0010
MECHPART
H

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

22

SSB: IF, I/O Videoprocessing


7

B3-123

B1-80

SCL-F

100R

VA50

3377SDA-F

3446

2424

12 Y|CVBS1

100n

3 Y|CVBS2

6p8

10p

2421

HC-49/U
3M579545
1p2

12p
2361

VDD

CLAMP

2H/4H DELAY

CLAMP

ADAPTIVE
COMB FILTER

Y|CVBSO

14

2302

COUT 16

9
100n
3466

2353

11 10

1303

5412 *

OUTSEL

SYS2

SYS1

FSC

CLOCK
GEN
FSCSEL

FILTER
TUNING

100MHZ 2344
5413* 10p
COUT-3D 100MHZ
2345

15

100K

YOUT-3D

5414 * 10p

4
3

OF SSM H
PANEL
(SECT. 1)

2
1

100MHZ 2346

FSC

SYS1

10p

E_15000_128.eps
191004

8204 000 6507.3


1

TO
1303

SYS2

SANDCASTLE

7307-p4

SC

CVBS-TXT

SC

FSC

SYS2

SYS1

COMB-C-OUT

COMB-Y_CVBS-OUT

CVBS-TXT

COMB-C-OUT

B5-122

B1-56

CVBS-SC2_MON-OUT

C-FRONT-IN
B1-104

1318

NTSC M

HC-49/U
3M575611

7307-p4

100n

AGND

100K

100K
3468

3303

6u8

5410
Y-CVBS-FRONT-IN
B1-103

C-SC2_SVHS-IN
B1-55

Y-CVBS-SC2_AV2-IN
B1-54

CVBS-AV3-IN

CVBS-SC1_AV1-IN
B1-57

1K

3450
150R

270R
3452

3451

4406

2423
6
VCC

DGND

3405
B1-150

B1-58

100n

13 4

QSS_AM
B6-119

CVBS-TER-OUT

1V / div DC
0.2ms / div

CVBS-PIP_TUN1-2-CVBS-IN

1V / div DC
0.2ms / div
V10 SCL

2385

100n
7307
TDA9181

7 SC

CVBS-TXT

RES

470R

47R
3372

3371

+5VCOM
2354

1 CIN

4401

NOT USED FOR US

+5VCOM

100R
2420

4K7

3457

2362

+8VP

1p5

2356

53

RES

52

PAL M

54

1317 RES

55

2 INPSEL

V9 SDA

4322

4K7

3456
3

B3-127

56

4318

B3-126

V50
V8

57 2V5

7410
BC847BW

1K

500mV/div DC
20us/div

B3-125

U50

7320

150p

0.5V / div AC
10s / div

Y50

V7

51 2V2

1K

3420

1K5

4409

V8
1410
TPSCC

100n

2422
V6

50 2V3

BC847BW

+8VP

4326

49 2V7

15p
2380

100n

100n

2370

100R

2369

2368

3370

100n

100n

SEC_DEC

43
40

28 29 25 27 30 59

3V3

2V8

SVBCOUT

YCOMBIN

COMBOUT

CVBSOUT

CVBS2

CVBS1

3V5 3V5 0V1 3V5 0V1

2367

2365
470R

3385

16 18 20 21 23 24 32 34 26
100n

3V5

2366

100n

2384

3382

390R

CVBSINT

COL_PLL

1K8

68u

3K3

+8VP

2382 RES

I/O SWITCH

X4.43

3461

42

1p5 RES

X3.575

+8VP

1316 RES

OUT

41

7412
BC857BW

5411

3460

HC-49/U
3M582056

X3.579

B1-53

7413
BFS20

15p
2379

GROUP
IN DELAY COR.

B1-50

FBL-SC1-IN

39 0V 100n

2381 RES

VOUT

B-SC1-IN_U-IN

PAL N

HPLL

YOUT
UOUT

100n

3462

3376
SCL

SDA

SW0

VCO2

1K

3402

B2IN

FBL2IN

B1-51

38 2V2 2352

HC-49/U
4M433619

3417

270R

3436

R2IN
G2IN

X3.582

3V9 14

220K

3419

500mV/div DC
20us/div

SW01

AV2

AV1

ADSEL

TDA9320H

LUMA & CHROMA PROC.

100R

SC1-STATUS

SEL-SVHS-RR_STATUS2

2u2
100n
DIGGND

DIGDEC

7323

VCO1

+8VP

1407
TPSCC
1

I6 VIF-Out

DEC

PLLRILT

B1-52

G-SC1-IN_Y-IN

1p5 RES

13

10u

V7

1V/div DC
20us/div

GND_1

AGCDEC

5406

500mV/div DC
20us/div

L8

FBL1IN

VIF2

V2

2V/div DC
10ms/div

+8_1

HIP

7322

V6

F14

+8_2

GND_2

B1IN

R-SC1_V-IN
2351

1315 RES

12

*
3403

AGCSIF

36 1V2 2350
37 2V 100n

15p
2360

I6

180R

G1IN

SYS2

47u

7411
BC847B

4n7

R1IN

VIF1

B
+5VS

3n3
2359 RES

3V8 8

CTRL

RES

1u

SYNC

100K
2358

3V8 7

12p

0V

58 61 60

IF DEM
1V562
TUNERAGC
3437 3V4 10
VIFOUT
1K

0.5V / div AC
10s / div
E

22n

2373

390R

48 15 17 19 22 46 47

2371

100n

2418

4V1 0V

100n
3393

100n

2V7

15K

4V9 4V9

0V

2372

3378

2357

4V7 4

470n 3418

V10

OUTP SWITCH

2411

V9

SYS1

6R8

3416
2413

V2 CVBS_INT

2410

5CCE
5408

4V7

COMB-Y_CVBS-OUT

CCOMBIN

+8V_VDP

10 13 14

4V7

L8

F14

SIF1

PIPOUT

2374

2375
1

QSS_AM

3V7

13

SIF2

C4

0u39

5401

FROM
0302
OF SSM PANEL
(SECTION 1)

63

0V

12

100n

OUTP2
GND

4n7
PH-S

4V7

45 11 44 35 33 31

SUPPLY

B1-62

B1-61

GND

100n

OUTP1 7

2412

2378

GND

NC

3 SWIINP

64

Y_CVBS4

2 INP

4V7

17 16 12 11 15 18

4n7

0302

100n

3401

22K

3441

2401

0V

5V1 0V

4V1

C3

6u8

7V8

Y_CVBS3

2402

7V8

10n

1408
K120A
IF-TER

5409
100K

18K

3463

+8VP

100u

SAW-FILTER

6u8

100u

2377

4407

3384

3R9

3464

5407

4R7

100R
+5VCOM

2425

10K

3415

3400

+5V_VDP

+8V_VDP

2376

+5VS

c002

AGC
B1-60

ATT-SWITCH

B7-120

(SSB)

B1-81

IF, I/O VIDEOPROSSING

11

10

4319

B3-124

HA

HA50

VA

SCOUT

www.sharatronica.com

10

11

12

13

0302 D1
1303 H13
1315 E10
1316 E11
1317 E12
1318 E12
1407 F4
1408 C2
1410 G4
2302 G13
2344 H13
2345 H13
2346 I13
2350 C10
2351 C10
2352 C10
2353 I11
2354 G11
2356 E9
2357 F10
2358 E10
2359 F10
2360 E10
2361 E13
2362 F13
2365 F6
2366 F7
2367 F7
2368 F7
2369 F7
2370 F7
2371 B10
2372 B10
2373 B7
2374 B7
2375 B7
2376 B6
2377 B5
2378 B6
2379 E11
2380 E12
2381 F11
2382 F12
2384 E6
2385 G12
2401 C6
2402 C1
2410 C5
2411 C5
2412 D1
2413 D3
2418 D5
2420 G7
2421 C13
2422 B12
2423 C13
2424 G9
2425 B1
3303 H9
3370 F8
3371 F8
3372 F8
3376 B8
3377 A8
3378 B10
3382 E5
3384 B4
3385 F6
3393 E10
3400 A5
3401 B5
3402 F4
3403 E4
3405 G5
3415 B3
3416 D3
3417 E5
3418 C6
3419 F3
3420 G4
3436 E4
3437 D6
3441 B3
3446 G7
3450 B13
3451 C12
3452 C12
3456 G5
3457 G5
3460 C11
3461 C10
3462 C11
3463 B3
3464 B1
3466 H11
3468 H9
4318 G10
4319 F10
4322 F7
4326 D10
4401 H3
4406 C12
4407 B3
4409 D10
5401 D1
5406 F4
5407 B5

5408 C5
5409 B5
5410 H7
5411 C12
5412 H13
5413 H13
5414 H13
7307 G10
7320 F8
7322 E5
7323 D8
7410 G5
7411 D4
7412 C13
7413 C11

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

23

SSB: Feature Box (100Hz Processing)


9

18

FM1I(13)

DIN6
DIN5
DIN4
DIN3
DIN2
DIN1

**

20

DOUT6
DOUT5
DOUT4
DOUT3
DOUT2
DOUT1
DOUT0
SRCK
RSTR
RE

IE

OE

VCC1

VCC2

4731
**

22

VSS2

NC2

21

4726

5715

5711

100n

600R

V15
100n
S3
3V
0V

2772 220R

100R3794-A

17 BGEXT

YD3 104

100R3794-B

18 H-D

YD2 103

100R3794-C

19 V-D

YD1 102

100R3794-D

3V2

24 VDDA3

1V0

25 U-IN

S6

MUX

END

YD0 101

ANALOG
PROCESSING

26 VIN

2773
1M

1V6

100R3795-D

4791
RES

5713

600R

0.2V / div AC
10s / div

UVD0 91

MUX

CLK32 89

CLK
VDDD2 87 3V2

35 OSC-O

VSSO3 86

V13 V-IN

OSC

1V6

2765 100n

2764 100n

2762 100n

2763 100n

2761 100n

2759 100n

V14
E

FM1O(9)

69 YA 5

FM1O(8)

70 YA 4

FM1O(7)

71 YA 3

FM1O(6)

72 YA 2

FM1O(5)

75 YA 1

FM1O(4)

76 YA 0

FM1O(3)

77 UVA3

FM1O(2)

78 UVA2

VDD8

VDD7

VDD6

VDD5

68 YA 6

VDD4

FM1O(10)

YD7

57

PRO(11)

YD6

56

PRO(10)

7708

YD5

55

PRO(9)

SAA4990H

YD4

54

PRO(8)

79 UVA1

FM1O(0)

80 UVA0

53

PRO(7)

50

PRO(6)

YD1

49

PRO(5)

500mV/div DC
5us/div

48

PRO(4)

V16

UVD3

47

PRO(3)

PRO(7)

UVD2 44

PRO(2)

UVD1 43

PRO(1)

UVD0 42

PRO(0)

FM1O(12)
PRO(5)
PRO(4)

FROM 2-7709
SNERT-CL

PRO(3)

4K7
FROM 9-7709
RSTR

4728
RES

PRO(1)
FM2O(11)
PRO(0)

TO 20-7708
TO 15-7715
TO 26-7715
TO 26-7714
3702

CLK-32

3739 22R CLK-16


1V6

100R TO 15-7714
+3D

RE1_OUT

62 UPCL

RE_IN

39

PRO(12)

61 UPDA
UVC0 19

FM2I(11)

UVC1 18

FM2I(10)

60 RSTR
40 VRSYT

26 UVB1

FM2O(9)

27 UVB2
28 UVB3

YC1

14

FM2O(7)

29 YB0

YC2

13

FM2I(5)

FM2O(6)

30 YB1

YC3

10

FM2I(4)

FM2O(5)

31 YB2

YC4

FM2I(3)

FM2O(4)

32 YB3

YC5

FM2I(2)

FM2O(3)

35 YB4

YC6

FM2I(1)

FM2O(2)

36 YB5

YC7

FM2I(0)

FM2O(1)

37 YB6

NC

66

NC

64

3V2

38 TMS

UVB1 83

NC

63

UVB4

UVB5

UVB6

UVB7

UVB8

YB0

YB1

YB2

YB3

YB4

YB5

YB6

YB7

YB8

WE-B

VSSD1

VDDD1

VSSO2

WE-A

YA 8

YA 7

YA 6

YA 5

YA 4

YA 3

YA 2

YA 1

YA 0

VDDO1

UVA8

UVA7

UVA6

UVA5

UVA4

UVA3

UVA2

FM2O(13)

1V / div DC
0.2ms / div

2743 J2
2747 J3

4732 C11
4733 A13

2748 J4
2755 B8
2756 E3

4734 A13
4791 C13
4792 C13

2757 C2
2758 E13

4793 D13
5701 A3

2759 E13
2760 E13
2761 E14

5702 B3
5703 C1
5704 C1

2762 E14
2763 E14
2764 E14

5705 C3
5706 C2
5707 H2

2765 E14
2766 H4

5708 F2
5709 G2

2767 K8
2770 D1
2771 G4

5710 G2
5711 D10
5713 A14

2772 H4
2773 I4

5715 D9
5716 D11

2774 J11
2776 D6
2785 D9

5717 C12
5718 H4
5720 B8

2786 I11
2788 E11

5798 A4
5799 B4

2790 C14
2792 C11
2795 B3

7701 D2
7702 D3
7704 H2

2796 K6
2797 J12

7708 F13
7709 E4

2798 H4
2799 B4
3702 I11

7713 B2
7714 A10
7715 A12

3703 E4
3704 D8
3705 F4

7716 B6

3711 E2
3714 I2

3728 K1
3730 K3

3741 D3
3744 E3
3745 D3
3746 H12
3747 F2
3748 F2
3749 G2
3754 I2
3755 I2
3757 J2
3759 J2

3790-A B11
3790-B B11
3790-C B11
3790-D C11
3791-A B11
3791-B B11
3791-C B11
3791-D B11
3792-A A11
3792-B A11

11 21 34 46 52 59 73

3792-C A11
3792-D A11
3793-A G11
3793-B G11
3793-C G11

+3D

4726 C11
4728 H12
4731 C11

3721 B2
3722 B2
3725 J4

E_15000_129.eps
191004
2

4724 A11
4725 A11

2731 I1
2733 I2
2738 J2

3719 C2
3720 C2

65

8204 000 6507.3


1

2729 H1
2730 H4

V17 SCL

100n
+3D

4716 F2
4717 F2
4723 D10

3716 H2
3717 I2
3718 H4

24 RE2_OUT

SP AP

3V2

100n

NC

23 WE2_OUT

2725 G2
2726 G2
2728 B14

500mV/div DC
5us/div

HREF 41

41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
2796
2767

B1 B6

UVB2 82

FM2O(12)

4714 F3
4715 G2

3739 J11
3740 E3

FM2I(6)

UVB0 84

UVB3 81

2721 G2
2723 G2

FM2I(7)

CLK-AS 85

BUS B

4711 E4
4712 F3
4713 G3

15

37 TRST

BUS A

3798 A2
4703 F4

2713 D10
2718 F2
2719 F2

3731 K4
3732 K4
3733 K1

36 TEST

3V2

2710 C3
2712 D2

FM2I(8)

0V1

BST

3795-D H11
3796 F11
3797 C11

FM2I(9)

YC0

38 YB7

2707 C2
2708 C3
2709 C3

UVC2 17

FM2O(8)

FM2O(0)

3795-A H11
3795-B H11
3795-C H11

UVC3 16

25 UVB0

FM2O(10)

3794-C G11
3794-D H11

2702 B3
2704 B3
2706 C1

3708 D2
3709 E3
3710 E3

20 CKL

FROM 1-7709
SNERT-DA
+5P
3746

PRO(2)

CLK-32

0013 A4
1701 J3

3706 D8
3707 D3

PROZONIC

PRO(8)

PRO(6)

YD3

YD0

FM1O(1)

500mV/div DC
5us/div
V15

YD2

0V

39 TDI

1V/div DC
250ns/div

5 12 22 33 45 51 58 74

67 YA 7

PRO(9)

100R

34 OSC-I

TCK

1K

3V3_INT

UVD5 96

CLK16 88

1V8

100R

21

FM1O(11)

PRO(10)

UVD1 92

40 TDO

3732

100R

3730

100R
3733

RES
3731

3V2

3728

TIMING

TBC/SRC

32 VSSA4

1V5

UVD6 97

VSSD2 90

UVA1

22n

PLL

VCC2

4792

+5P

UVD2 93

TIMING

33 VSSX

18p

1R

CX-5F
12M
3725

22n
2743
2748

1R
3759

1701

22n
2738

18p

2733

1R
3757

2747

3755

100R3795-B
100R3795-C

UVD4 95

31 VDDA4

1n

100p

S8

FRONT
END

CLK

30 HREF-EXT

3V2

UVD7 98

UVD3 94

0V029 V-A
0V

VCC1

PRO(11)

+3D 3V2
3795-A

UVD8 99

NOISE
REDUCTION

3 X ADC

VSS2

PRO(12)

100R

VDDD3 100

BUS D

HISTOGRAM

28 H-A

0V3

V13

3796

100R3793-D

22 VDDA2

1V0

+3A

FM1I(13)

YD4 105

23 Y-IN

NC2

22

VSS8

4K7

3717

680p

S7

B2-154
V-PIP+MAIN-IN

IE-C 112

YD5 106

1V1

10R

B2-153
U-PIP+MAIN-IN

FM1I(12)

RE-D 110

27 VSSA3

3754

B2-152
Y-PIP+MAIN-IN

FM1I(10)

100R3793-C

0V

S8

23

VSS7

0u33
2798

S5

100n

+3A

4K7

2766

5718

OE

VSS6

100n

7704
PMBT2369
3716

FM1I(9)

YC7 115

YD6 107

21 DIFFIN

+3A

B4-132
VD100

YC6 116

YD7 108

MID

1V / div AC
5ms / div

RE

IE

VSS5

22n
S5

22R

FM1I(8)

FM1I(11)

PEAKING

1V3 20 AGND

S4

S5 Y-IN

VSS4

3718

1V/div DC
5ms/div

27

VSS3

2730

3714

FM1I(7)

YC5 117

YC8 114

3 X DAC

16 VSSA2

FM2O(1)

VSS2

RES

2726

RES

2725

5710

2771

RES

5707

YC4 118

WE-C 113

15 V-OUT

1V5

600R

FM1I(6)

4713

68R

FM2O(2)

28

VSS1

4715

FM1I(5)

YC3 119

VSSO4 111

BACK END

UVA0

3749

29

YC1

YC0

VDDO2

UVC8

UVC5

UVC4

UVC3

UVC2

UVC1

UVC0

VSSO5

VSSD3

EAN

VDDD4

PSEN

ALE

P2-7

VSSD4

P2-5

P2-4

P2-3

P2-2

P2-6

TIMING

YC2 120

100R3793-B

14 U-OUT

FM2O(3)

100n

100R3793-A

13 VSSA1

FM2O(4)

30

2V / div AC
10s / div
S7 V-A

0.2V / div AC
10s / div

YD8 109

1V5

20

31

2788

12 Y-OUT

V16

5717

100n

RES

DOUT0

WE

18
19

FM2O(5)

2760 100n

3V2

CLK

VDDA1

DOUT1

FM2O(6)

32

1V/div DC
10us/div
S4

FM2O(0)
26 FROM 88-7709
SRCK
CLK-32
25 FROM 9-7709
RSTR
RSTR
24
FM2O(12)

DIN0

FROM 88-7709 15
CLK-32
SWCK
16
RSTR
RSTW
FROM 9-7709 17

100n

RES

2723

RES

2721

5709

1V2

DOUT2

FM2O(7)

33

FM2O(13)

2786

4712

4716

68R

DOUT3

FM2O(8)

34

VDD3

FM1I(0)

+3D

SAA4978H

VSSO1

3748

DOUT4

FM2O(9)

35

0V

0V 0V

0V

3V2

PICNIC

FBL

DOUT5

36

RSTW
RSTR

DOUT6

FM2O(10)

S6 H-A

4793

2774

RES

2719

RES

2718

TO 16-7714 AND 7715


0V 8
RSTW
TO 25-7714 AND 7715
0V 9
TO 60-7708 RSTR
4703
5V10
+3A RES 3V211
V14

DOUT7

FM2O(11)

37

3V3_INT

0V7 WD-RST

5708

DIN2

FM2I(1) 13 DIN1
FM2I(0) 14

RES

100R 6 UP-RST
0V

DIN4

FM2I(3) 11 DIN3
FM2I(2) 12

2797

100R 3705 5 SDA

DIN6

FM2I(5) 9 DIN5
FM2I(4) 10

DOUT8

38

+5P

RES
2713

P2

MICRO-PROCESSOR
PSP

DIN8

FM2I(7) 7 DIN7
FM2I(6) 8

RES

BUS C

4 SCL

DOUT9

DOUT10

2758 100n

10R

3706

100n
P2-1

P2-0

P0-7

VDDO3

P0-6

P0-5

P0-4

P0-3

P0-2

P0-1

P0-0

INT0

T1

T0

P0

2 SN-CL

FM2I(9) 5 DIN9
FM2I(8) 6

DIN10

S3

+5P

interne SW

RES

VCC3
DOUT11

+5P

4732

NC1

FM2I(11) 3 DIN11
FM2I(10) 4

39

5716

2785

3704

B3

4734

100n

DOUT7

4723

100n

16

3V3_INT

4733
RES

40

2728

DOUT8

WE

RES

E(12)

E(11)

E(10)

E(13)

19

E(9)

E(8)

E(7)

DIN7

VSS3

100n

E(6)

E(5)

E(4)

E(3)

E(1)

E(2)
E(6)

E(5)

DOUT9

4724

VSS1

VDD2

5720

600R

E(8)

E(9)

E(11)

E(7)
E(4)

E(3)

E(2)

2776
4714

DIN9

3 VSSO6

4V7

V18

RES

56p

E(0)

E(0)
4717

3V11 SN-DA
3V1

SNERT-CL
TO 62-7708

68R

2729

DOUT10

3792-D
38
FM1O(0)
100R3792-C
37
FM1O(1)
100R3792-B
36
FM1O(2)
100R3792-A
35
FM1O(3)
100R3791-A
34
FM1O(4)
100R3791-B
33
FM1O(5)
100R3791-C
32
FM1O(6)
100R3791-D
31
FM1O(7)
100R3790-A
30
FM1O(8)
100R3790-B
29
FM1O(9)
100R3790-C
28
FM1O(10)
100R3790-D
27
FM1O(11)
100R
FROM 88-7709
26
CLK-32
FROM 9-7709
25
RSTR
3797
24
FM1O(12)
100R
23

160 159 158 157 156 155 154 153 152 151 150 149 148 147 146 145 144 143 142 141 140 139 138 137 136 135 134 133 132 131 130 129 128 127 126 125 124 123 122 121
INT1

1R
4711
RES

1K

1R
3744

3740

100n

2756

TO 61-7708
SNERT-DA

4V8

3747

E(1)

E(0)
3K9

3707
3709

7709

3703

2731

5V0

B1-83,B3SCL-F
B1-82,B3SDA-F

DIN10

4725 **
RES

39

VCC3
DOUT11

14
FM1I(11)
DIN0
FROM 88-7709 15
SWCK
CLK-16
16
RSTW
RSTW
FROM 8-7709 17
FM1I(12)

E(7)

+3D

V17

B2-123
VA50

3 E(12)

+5M

7702
BC847BW

2K7

3708

1K

3711

B2-124
HA50

13

E(14)

100K

B4-131,B7 -148
HD100

1K

3741

3745

3710

12

FM1I(10)

3V3_INT

7701
BC857BW

B4-130
V100

FM1I(9)

NC1
DIN11

DIN8

15

1V2

RES

RES
2710

2709

RES

2708

10u

2712

100n

2770
D

13 12 11 10

3V3_INT

+5VA

1K

B4-129
U100

11

+5M

5u6

10

FM1I(8)

E(1) 14

+3A

5706

B4-128
Y100

FM1I(7)

RES

10u

100n
2757

2707

RES

2704

1
RES

100u

2706

5704

5705

GND-ADJ

31 E(14)

SOCKET PLCC32
(PICNIC-EPROM)

E(2) 15

32

16

FM1I(4)

FM1I(6)

7716

17

FM1I(3)

FM1I(5)

E(3) 18

RES

RES
3720

E(4) 19

+3D

OUT 6

8 NC
5703

RES

IN

3719

5702

30 E(13)
100n

3V3_INT

FM1I(2)

E(5) 20

RES

RES
7713
MC33269D
4

21 22 23 24 25 26 27 28 29

RES
2799
RES

3721
B

+3V3_PA

2755

3722

E(6)

10u

5799

E(10)

RES

100n

2795

3798

2702

+5VA

40

100n

+5P

FM1I(1)

UVC6

5701

FM1I(0)

14

MSM54V12222A

VSS3

2792

** : only for PHILIPS DNR memory

MECHPART

13

7715

VSS1

FM1I(4)

+5V_PA

12

MSM54V12222A

FIELD MEMORY

0013
5798

11

7714
1
2

+5VA

+5VF

10

2790

VDD1

FIELD MEMORY

FM1I(3)

FM1I(2)

FEATURE BOX (100Hz processing)

B3

FM1I(1)

UVC7

10

www.sharatronica.com

11

12

13

14

15

16

3793-D G11
3794-A G11
3794-B G11

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

24

SSB: HOP
10

11

FBL-TXT

Y-SCAVEM

3352

100K

3301

2K2

3399

10K

1K

3350

3359

10K

3351

33K

3465

100K

33K

3374

33K

2u2

2333

2K2

L13

1V/div DC
10us/div

1V/div DC
10us/div

1V/dic DC
10us/div

V22 SCL

V21

1V/div DC
10us/div

1V / div DC
0.2ms / div

1V / div DC
0.2ms / div

www.sharatronica.com

1V/div DC
10us/div

V29

1V/div DC
10us/div

3369 F12

2329 B6

3373 A8

2330 A6

3374 A8

2331 B6

3375 E12

2332 E2

3386 G12

2333 D10

3387 G1

2334 E8

3388 F11

2335 H6

3389 D10

2336 E8

3390 D9

2338 G11

3391 G12

2339 E11

3392 E10

2340 I12

3394 D8

4305 A4
4307 B9

FRAMEDRIVE+

3369

(RES
ONLY FOR
NO HOP)

22K

3304

1V/div DC
10us/div

3368 F12

2328 B7

3304 H12

220R

2u2

68K

V30

3367 F9

2325 G5

4304 A3

7310
PDTC144EU
3386

4K7

3365

68K

100n

11

10

V28

3366 F9

2324 H6

3302 C3
F

3312

3305 C2

4308 B4
4309 B4

3307 E9

4310 B4

3308 E9

4311 I9

3309 E11
3310 E8

4312 I9
4313 G13

VSYNC

3311 G7

4369 F13

3312 F12

5301 E2

3313 A7

5302 E2

3314 G7

5303 H10

3315 G8

5304 H2

3316 H9

5305 H2

3317 G9

5306 I2

3318 F8

5307 I2

3319 A7

5308 I2

3320 D2
3321 D2

5309 I2
6303 H8

3322 D12

6304 H9

3323 H5

6306 I5

3324 I4

6307 I5

3325 G5

6308 C2

3326 G5

6309 D11

B7-142

LINEDRIVE1

B1-68

GND-LINEDRIVE

B1-69

B1-139

+5VS

12

3472 E10

3306 E8

V23 SDA

3365 G11

2323 B3

4303 A3

E_15000_130.eps
191004
V20

2322 B3

4302 A3

2340

NoHOP2b

3364 G11

3301 A9

+5V2_CON

2300

4312

C001 H12

3363 F2

2321 B3

3300 H11

B7-92

: RESERVED

3362 G10

2320 H3

2429 A4

B1-70

HD100

POR_FLASH

STANDBY-INFO

NoHOP1b

2319 G10

3470 E11

+5VC

4311

7340 B12
7375 A8

3469 D11

+5V_VDP

res only for No HOP

V19

2398

MCL4148

6315

MECHPART

3359 B9
3360 A7

2427 H2
2428 I2

FRAMEDRIVE-

(FOR PTV
SET)

7324 G6

2317 E3
2318 E3

3467 B8

MCL4148

EHT-INFO

MCL4148

0011

NoHOP1a

B5-146

6316
B7-92

POR_FLASH

POR

DYN-FASE-COR

MCL4148

BAT254

6307

BZM55-C5V6

3324

4K7
6306

BZM55-C22

7318 D9

3358 A12

3465 B9

3R9

6314

3355 A7

2426 H2

B1-73

10u

6313

7317 E10

2314 E1
2315 E2

3459 B12

100R

+5V2

3354 A11

2399 A2

HFB_X-RAY-PROT

3391

10n
12K

7315 B11

2313 F8

2398 I10

B1-74

2319

33K
2304

1K8

10K

MCL4148

3353 A11

4313

3338

10p

BZM55-C47

7314 A10

2311 H5

3458 F2

EHT-INFO

BC847BW

470p

3337

3316

68p

33K
2324

10n

2335

1V/div DC
50us/div

6304

7313 A11

3352 A9

2397 D3

C001
6303

3351 B9

2310 E3

3455 C1

B1-72

7311

PDTC144EU

7312 D10

2309 D3

2396 D2

EW-DRIVE

10n

BC857BW

3350 B10

3454 B1

3375

+5VS

2338

7309

5303

L12

220R

NoHOP2b

22K
3311

3335

3314

7303

3K3

6312

7324
BC847CW

MCL4148

+5VC

7308
PDTC144EU

B1-76
3

3317

100u

3327

3326
2311

3323

MCL4148

HFB_X-RAY-PROT

3334

HFB

100K

10p

TO
1304

+8VS

+5VS

7311 G11

2308 G8

3453 C2

150R
+5VS

0V

100K

+5VC

3348 D9

2395 D3

4369

47K
18K

2303
100n

7310 F12

2307 F3

3399 B12

220R

3364

1V8

2313

39K

7309 G10

3347 D8

2363 F3

6317

3368

3362

2339

UL ONLY

7308 H6

3346 C8

2306 H9

2349 I2

3K9

3V8

1K

3336

100K

3325

12M
100n

1K

3V4

PDZ-27B

3345 D8

2304 G7

2348 I2
B1-75

680R

3367

15

+8VS

4V0

2325

22

29
0V

+8VG

1301

1V/div DC
5ms/div

470R

F19

3V9 3328

7306 A9

3397 D2
3398 D2

3388

3330

13 14

0V7

6318

0V4

3344 D10

3396 D2

6311

3K9

21
1V1

100K

20

CSTCV

F20

3344

3346
4K7

2u2
3394

BC847BW

L13

1V/div DC
10ms/div

0V4

3K9

PHI-2

2349 10p

F19

NoHOP1b

7305 B8

2301 B2

3395 C3

10K

3366

START/STOP
H-DRIVE

SC

7317
3309

2306

PHI- 1
4V9 12
Hsel

6334

100K

Yltp

FBL_2FH

3373

100K

3360

GENERATOR

1K

2348 10p

1V/div DC
10ms/div

100K

0V7

24

8204 000 6507.3

1V/div DC
5ms/div

33K

RAMP

F18

3355

23

R_2FH

0V

RES
1304

F18

3343 D12

2343 A9
2347 I2

100K

3472

7304 G2

2300 I11

2342 A7

3469

BC857BW

680K

7303 G8

3342 C9

1K

3308
F20

7302 A1

3341 C9

1304 H3

2341 E1

3306

5V

3340 B9

1301 G4

3322

3470

DIGGND

F17

6309

3R9

SANDCASTLE

100MHZ

VD

5308
5309

B_2FH

FRAME

16

F17

470p

2363

3333
2320

100n

DIGSUP
0V

7318

B1-140

MCL4148 BZM55-C22

3300

ANAGND

7312
BC847BW

EHT-INFO

68K

100K

3318

22n

2318

19

3331

2347 10p

0V5

18

47K

220R

100MHZ

EW

3389

18K

MCL4148

39

1V1

5307

CUTOFF

3390

3310
17

100MHZ

G_2FH

G-TXT
B5-135
B-TXT
B5-136
FBL-TXT
B5-137

HOP

L12

2428 10p

6319

+8VS

11

1K

HD100

25

6-BITS
DAC

NoHOP1a

5306

B1-65
C

3343

10n
3307

10p

2310
2u2

0V
5V0

1K

2427 10p

B-CRT

+8VS

43

BANDGAP

2317

100n

100n

2315

2332

4V8

100R

FBL_2FH

10K

100n

5305

2K2

2308

7V6
7V6

3387

100MHZ

CALIBRN

CATHODE

3345

5V

V23

B_2FH

LIMITER

44

3348

2336

4V7

100MHZ

CONTINS

2
I C

+5VS

G_2FH

2331 100n

100n 2330

2329

STRETCH

PWL +
BEAM CURR

MCL4148

SYNC+GEO

4K7

3458

BLACK

0V7

100MHZ

+8VS

WHITE P.

10

V22

GND-RGB-CRT

7304
PDTC144EU

R_2FH

1V8

100R

6321*

RGB

2426 10p

3342

2334

2309

4V7

6u8

5304

42 B

2V1

1K

6R8

3329

100u

100u
2314

SAT

100n

3363

HD100

41 G

BRIGHT

B3-131

V30

1V8

470R

MATRIX

+5VS

VD

40 R

B1-66

100R

BZM55-C6V8

32

2307

VD100

RGB-INSERTION

OUTPUT
AMPL
+ BUFFER
+ BLUE
STRETCH

B1-67

G-CRT

3392

1V2 B1

5301

3341

6310

2397

R
WHITE
POINT
CONTROL

R-CRT

22K

100n

CONTR

3398

6u8

CONTROL

3340

34

100R

5302

+8VS

RGB-YUV

+8VG

B3-132

B5-134
R-TXT

Yltp
30

3321

2341

100n
Y

1V2 R1

31

100R

BRIGHTNESS

1V5 G1

+8V_VDP

33

100n

SDA-F

CONTRAST
AND

38

B7-120

B1-64

2396

3320

100R

100R

B1-84

SWITCH

SATURN
CONTROL
COLOUR
DIFF
MATRIX

3397

SCL-F

BCL

100R

V29

3347

2395

100R
B1-85

V28

22p

0V2

SUPPLY

B_2FH

3V8

26

1K8

10p

G_2FH

27

3302

FBL_2FH
3396

PMBT2369

7340
BC847BW

0V

100R

R_2FH

28

3V8

3395

PMBT2369
7315

7305

2u2

33K

3V6 3V0 3V6 0V

100n

4307

6K8

3339

SANDCASTLE

B1 B6
+8VS

7313

7314

3467
10K

35 36 37

68K

3305

3453

BC847BW

BC847BW

2343

0011 I7

2303 E8
+8VS

4310

3V5

MCL4148

7306

2328

6308

HD100

1K
3332

4309

TDA9330H

100R

100n

+8VS

+8VS

BC847BW

BC847BW
7375

1K

7301

3455

SCL-F

1K
3319

4308

100n

2301

100R

2342

+8VS

1K

3454

SDA-F

3313

+8VS

10p

15 3

V21

+8VS

3315

14 11 7

V20

WINDOW

ADC

res only for No HOP

V19

VOUT 16

100n
2323

SCL

SDA

CONTROL

100n

UOUT 17

Y-SCAVEM CIRCUITRY:

V27

2429

SC

22 CF

V26

V25

4305

2321

CHROMA
PROCESSING

9 VIN

V100
B3-130

SPECTRAL
PROC

AD3

8 UIN

AD2

B3-129
U100

AD1

6 YIN

DEC

B3-128
Y100

10 23 24 18 20
GND VCC
NC
SOUT 21
LUMA
YOUT 19
PROCESSING

ADR

13 12 2

100n
2322

7302 RES
TDA9178

+8VS

4304 Y100

100n

4302 V100

2399

4303 U100

V24

13

B1-155

HOP

12

1K8

3358

3459

2K2

1K

3354

3353

100u

13

3327 G5

6310 D10

3328 F8

6311 D12

3329 E1

6312 G7

3330 G9

6313 H8

3331 G3
3332 B7

6314 H9
6315 I6

3333 G3

6316 I6

3334 H4

6317 E12

3335 G6

6318 E11

3336 G5
3337 H5

6319 D8
6321 C8

3338 H6

6334 H4

3339 C3

7301 B3

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

25

SSB: Audio Demodulator


MUTE_CS

MUTE_CS

42

3V7

41

470p

3V7
3V7

45
44

D/A

SCART-R

SC2_IN_L

SC2-OUT-R

SCART-L

SC2-OUT-L

D/A

SC1_IN_R

25
26

3V7
3V8

SC1_OUT_R

28

3V8

SC1_OUT_L

29

3V8

+5DA

2V2

1n

NC6

4684

5659

8204 000 6507.3


4

2572

3663

RES

2574

2510

1n

2575

47K

B1-97,B6-150
10n L-SC1_AV-OUT

RES

G3

RES

11

1y1

2548
15

4
5

C1

2y0

5660

4686

5661

V-PIP+MAIN-IN

4687

5662

2y1

1683

5665

5664

+3V3_FBX

2549

3y1
VEE GND

N.C.

0V
A

RES

B1-96
L-SC2-OUT

3575

RES

4676 *
4677 *

3545 B12

5669 I9

1680 B2

3546 D11

6650 A4

1681 C2

3547 C13

6651 E3

1682 H8

3550 E3

6652 C8

1683 I11

3551 D2

6653 C7

2501 E4

3552 I4

6654 B6

2502 H2

3553 I5

6656 A7

2503 I2

3554 I5

6657 A10

2504 G2
2505 H2

3555 J5
3556 B14

6658 A10
7651 D4

2506 E2

3557 C13

7652 H12

2507 E2

3558 D14

7653 D13

2508 C8

3559 E13

7654-A H4

2509 C12

3560 E1

7654-B I4

2510 D13

3561 E13

7656-A B12

2511 E13

3562 E1

7656-B B12

2512 B9

3563 F13

7663-A B13

2513 B10
2514 B8

3564 F1
3565 F12

7663-B B14
7664-A C11

2546 G13

3566 F12

7664-B C11

2547 G13

3567 G1

7665-A E11

2548 H13

3568 G14

7665-B E11

2549 I13

3569 G14

7666-A C4

2550 E3

3570 G1

7666-B B4

2551 E2

3571 H1

7667 I5

2552 G2

3572 H1

7668 A6

2553 H2

3573 H14

7674 B6

2554 I2
2555 I2

3574 I1
3575 I14

7675-A A8
7675-B A9

2556 I7

3576 C1

7677 C14

2557 I7

3577 B2

7678-A E14

2558 I8

3612 G13

7678-B E14

2559 J7

3613 G13

7680 G13

2560 J7

3614 I14

C100 J3

2561 J8

3615 I14

2562 E1

3616 G14

2563 F1
2564 F1

3624 B5
3625 B5

2565 G1

3626 I4

2566 G1

3627 H4

2567 H1

3628 I5

2568 I1

3630 C5

2569 I1

3634 C5

2570 C1

3636 D11

2571 C2

3637 C11

2572 C14

3639 C4

2573 C13
2574 D14

3642 E9
3643 E9

2575 E13

3644 C7

2576 F13

3650 A4

2577 F14

3651 F2

2578 F14

3652 G2

2579 F14

3653 G2

2580 G14

3654 F2

2581 G14

3655 B3

2582 I14
2583 I14

3656 B3
3657 D11

2584 J10

3658 C11

2585 J10

3659 B13

2586 J10

3663 C13

2587 J8

3664 B13

2588 D1

3666 E10

2589 D1

3667 E10

2590 J9

3668 F10

2591 B6

3669 F11

2592 B1
2593 I3

3670 E11
3671 E11

2594 I3

3673 G12

2595 J3

3675 B12

2609 C8

3680 B13

2610 A5

3681 A11

2611 A5

3682 B12

2629 B11

3683 H13

2632 C5

3684 H2

2634 C5
2637 A11

3685 I2
3686 I2

2640 B6

3687 I2

2643 C10

3688 G2

2644 D10

3689 H2

2645 E10

3690 G2

2646 C10

3691 H2

2649 E10

3692 E2

2651 E4

3693 E2

2652 E4
2653 D2

3694 E2
3695 F2

2654 E3

3698 C11

2659 E2

3699 C5

2660 F2

4520 A8

2661 F2

4521 A8

2662 G2

4522 B9

2663 F2

4523 A7

2664 G2

4603 A4

2665 A5

4604 A4

2666 A5
2667 H7

4606 A1
4607 I6

2668 H8

4608 I6

4610 D13

2674 A11

4611 G11

2677 C8

4632 F9

2678 C8

4633 G9

2679 E9

4642 D13

2680 E9
2681 E4

4645 F13
4652 E1

2682 E3

4676 J12

2686 F9

4677 J12

2687 G9

4682 H7

2690 B6

4683 H7

2691 C6

4684 I7

2693 A3

4685 I7

2694 F10

4686 I7

2695 A2

4687 I7

2696 B5
2697 I3

4688 C7
4689 A6

2698 I3

4690 C7

3519 A7

5651 A5

3520 C12

5652 A5

3521 E13

5653 C7

SERVICE TIP: IN CASE SSB IS PLACED IN SSB-EXTENSION-PANEL 9965 000 05769, COAX-CABLE 1681 - 1948 IS TOO SHORT.
A LONGER CABLE 3104 311 00351 CAN BE ORDERED.

www.sharatronica.com

10

11

12

13

14

5654 A3

3523 A7

5656 A1

3524 A9

5657 H7

3525 A9
3526 A10

5658 H7
5659 I7

3527 B10

5660 I7

3528 C14

5661 I7

3529 E14

5662 I7

3530 E14

5663 C1

3531 C1

E_15000_131.eps
191004

4609 I6

2673 B11

3522 F13

1n

2586

100n

2585

100n

2584

100p

2590

RES

5669

+3V3_SIM

100p

2587

100p

2561

100p

2560

3573

3y0

10

B1-99
R-SC2-OUT

5666

RES

10

1651 H8

2670 A2

14

MUXDX

B5-145
SEL_IN_2

3616

RES
7652
RES

1n

2582

100p

2581

100R

13

TO 0205
OF

U-PIP+MAIN-IN

PIP_AUD_IN

3569

2583

2558

100p

2557

100p

2556

* * *
4685

RES

4609

4607

RES

RES

4608

3627

RES

3553

7667
RES

3555
A

B2/B3-127

SELECT_AUDIO_LR

MUTE_CS

COMPONENTS WITH DIVERSITY

4683

100R

7680

8V

12

B2/B3-126

3612

R-SC1_AV-OUT
2580 B6-149,B1-101

10K

VCC

3568

3613

3673

+8VA

CX-5F
18M432

5658

100p

RES

RES

4610

4642
3521
4645
RES
2547

*1682

2559

3552

RES

3680

3659

RES
2546

16

Y-PIP+MAIN-IN

RES

+8VA
A

1n
C100

2573

4633

15

5657

RES

3554

100n
2698

10u

2697

22K

1n
2595

RES

100R

4632

2687

55 13 14

3628

7654-B
BC847BS

1n
2594

U50

2577
B1-108
1n HEADPHONE-R
2578
B1-107
1n HEADPHONE-L
2579
1n
AUDIO-C

3683

1651

4682

B2/B3-125

B1-115
AUDIO-R

3563

3565

4611

54

NC5

NC4

2V4

3p3

F675

Y50

MUTE_SSB

100R

3p3

61 64 49

2667

V50

2593

XTAL_OUT

XTAL_IN

AVSUP

NC3

D-CTR-IO0

D-CTR-IO1

NC2

NC1

AUD-CL-OUT

TESTEN

57 58 59 60

53

11

2668

56

DVSS

TP1

AVSS

ASG0

ASG1

ASG2

AHVSS

VREF2

470p
470p

7654-A
RES

470p

330n

3547
A

SC1_IN_L

AUDIO PLL

F694
3530 1K

BC847BS

for MSP3410D only

SC2_IN_R

470p

2552

6K8

100R
3566

+8VA

RES

2555

100R

10u

2509
RES

3520

RES

2553

22K
2503

3687

3685

1n

2569

3574

10u

3636

47K
1K2

VEE GND

0V

0V

7678-B

RES

3V7

18

SELECT_AUDIO_LR

1K2

RES

SCART 2

10u

3614

A/D

SC3-IN-L

DACA-L

17

100R

3615

38

3y0

BC847BS
B1-110
L-CL_VL-OUT

RES

DACA-R

D/A

HEADPHONE L

SCART-R

3671

100R

HEADPHONE

SC3-IN-R

MUTE_SSB

2511 3561

3y1

D/A

HEADPHONE R

F693
3529 1K

RES

A/D

SCART-L

330n

SC4-IN-R
SC4-IN-L

2y1

7678-A

RES

470p

3V7

39

2645

10

100R

1n

10u

R-CL_VL-OUT

3559

4
7665-B

5
6
3
7665-A
BC847BPN
1 3670

3669

35

3626
B1-94
L-SC1_AV1-IN

100R

11

2576

0V2

100R
3643

150K

3666
3642

BC847BPN

B1-114
AUDIO-L

3558

47K

21

0V2

2694

3V7

3V7

2554

330n

3686

6K8

1n

2568

100R

1y0

2502

14

MUXDX

15

1n

36

3684

G3

3522

DACM_L

20

2680

2686

470p

3V7

330n

3572

7653
RES

2y0

100K

34

D/A

LOUDSPEAKER L

B1-100
R-SC1_AV1-IN

AUDIO-C

1y1

330n
2649

RES

3675

RES

1K2

3698

150K

3658
3637

100K

1n

2644

3657

220R

12

5V

2679 100n

RES
MUTE_SSB

1n

1n

2673

RES

3545

3681

1n

2674
3527

10u

2512

100R

3524

AGNDC

LOUDSPEAKER

SCART 3

2664

220R

1K

3550

IDENT

5V

22K

6K8

1n

2567

100R

16

3528

+8VA

1y0

24

AUDIO-C

RES

22

23

D/A

LOUDSPEAKER R

DSP

2505

3689

16

DACM-SUB

NICAM A
NICAM B

MONO_IN

330n

3691

3571

5V

47K

NICAM
DECODER

19 27 33 37 40 43 48
B1-95
L-SC2_AV2-IN

10

3667

FM2

VREF1

6K8

1n

2566

100R

RES

+5V2
DACM-S

FM1

DEMODULATOR
ANA_IN1+

I2SL/R

2504

3688

22K

3570

3690

B1-98
R-SC2_AV2-IN

100K

10u

10u
2677
CAPL-M

AHVSUP

RESETQ

SCART Switching Facilities


G

4522

RES

15n
BZX284-C10

1n
6652

100u
2609

2508
1n

I2SL/R

47p 50

RES

7677

1K2

63

SCART 4

330n

22K

2514

1K

3532

220n

10u

3544

RES

ANA_IN-

ANA-IN2+

47

2660

22K

I2S INTERFACE

VREFTOP

47p
2501 52

3556

AUDIO-SL

RES

VCC

SCART 1

6K8

1n

2565

100R

STANDBYQ

DVSUP

IDENT

2662

3653

+5DB

DACM_R

330n

3652

3567

32

I2C_DA

for MSP3415D only

B1-105
L-FRONT-IN

30

3668

100n

10u

2681

2682

6651

470p

2654

3n3
470p

2659

22K

3694
6K8

31

6V9

100n

2661

3654

1n

2564

100R

2651

330p

2663

3564

12

7V

DACM-C

51

330n

22K

B1-106
R-FRONT-IN

6K8

1n

2563

100R

2550

2652

2507

3693

2643

13

330n

3695

3562

SNDL-SC3-IN

6K8

1n

2562

100R

46

2506

3692

3651

2551

4652
3560

4
7664-B
BC847BPN
5
6
3
7664-A
BC847BPN
1 3546

2646

+8VA

330n

+8VC

1n

1K

PIP_AUDIO (n.c.)

SNDR-SC3-IN

4V8

*2653

I2C_CL

I2S-DA-IN2

TUNER SIM/CONNECTOR

4V7

I2S-DA-IN1

ADR-WS

100p

2589

100p

2588

3557

330n

8V

62
8

4
7663-B
RES
3

5
6
7663-A
RES
1 3664

330n
A

4688
RES

4690
RES

7651
MSP3451G

3551

PIP_AUD_IN

I2S-CL

TO 1948

RES

I2S-DA-OUT1

5668

5653

+8V_AUD

I2S-WS

6653

1R5

1681

5667

3644

2678

3634

RES
2696

RES

RES

100p

2571

1n

2570

2K7

3576
*

4
7656-B
RES
3

5
6
7656-A
RES
1 3682

+8VA

100n

2632

RES
RES

+8VA

1K2

2691

ADR_SEL

B6

RES

2634

1M5

BC847BW

ADR-CL

STATUS_SC3

6
7666-A
RES
3639 1

3531

ADR-DA

5663 RES

RES

CVBS-AV3-IN

RES

14

+8VA

2629

2640

RES

RES
7674

3699

N.C.

B2-119
QSS_AM

100n

2591

RES

3625

3624
4
7666-B
RES
3

3630

SNDL-SC3-IN

3526

680K

4521

RES

MCL4148

RES

1
2

7675-B
BC847BS

2637

2690

100R

1680
SNDR-SC3-IN

6658

13

RES

100R
3655

12

PDZ-2.7B

220n
2513

1n

2n2
2611

+8VA

MCL4148

+8VA

6654

+8VA

10K

3656

3533

1n 100R

4520

7675-A
BC847BS

11

+5V_AUD

3525

MCL4148

3540
10K

10

6657

RES 6656

4689

3577
2592

10K
RES 4523

B1-88
SDA-F

VA50

3519

+5DB

SCL-F B1-89

HA50

100u
2610

4603

4604

100u
2666

220p

2693

+5V_AUD

7668
BC857BW

RES

RES

ANTI-POP CIRCUIT

CAPL-A

+5VF

+5V

100n

2670

100u

2695

6u8
4606

+5DB

2665

+8VA

B5-147
RESET-AUDIO
B1-113
AUDIO-SW

5652

+5V2

6650

3523

+5DA

5654

5656

B1 B6

100K

5651

3650

+8VC

AUDIO DEMODULATOR

B6

+5V2

MUTE_SSB

5664 I9

3532 B6

5665 I10

3533 B5

5666 J7

3540 A6

5667 D1

3544 B11

5668 D1

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

26

SSB: Painter

22R
3073

B2-122

3045

ON-OFF-LED
2031

CVBS-TXT

RC

SCL_NVM

3035

6K8

3052

10K

3065
3058

470R

3021

A(5)
A(4)

A(15)

C6

1
F

2030

A(8)

13

A(9)

14

A(10)

15

2009

2002

33p

33p

A(11)

16

A(16)

17

A(8)
A(9)
A(10)
A(11)

A(0)

18

A(1)

19

C5

VS
3034

B6-145

SEL_IN_2

470R

B4-137

HS

A(2)

20

A(3)

21

A(12)

29

A(15)

30

A(5)

31

A(6)

32

C4

3006

+3V3_INTPAINTER

R-TXT
G-TXT

100R
3064

4005 H3

A0

2025 G11

4006 C5

A1

2026 H10

4007 C5

2027 F1

6001 G5

A2
A3

I|O7

A4

I|O6

A5

I|O5

2028 F2

6002 G6

D(7)

2030 C9

6003 B1

26

D(5)

2031 F5

7001 C7

23

D(2)

2032 G7

7002 C1

2033 H7

7003 D2

27

22

D(0)

3001 G13

7004 D3

11

D(1)

3002 G13

7005 B2

10

D(3)

3003 G8
3004 G8

7006 G3
7007 H3

D(4)

3005 G9

7008 G6

D(6)

3006 E10

7009 E2

3007 F10

7010 G5

3008 G3

7011 B13

A12

3009 H3

7012 F12

A13

3010 H3

7013 B9

A6

I|O4

A7

I|O3

A8

I|O2
I|O1

A9

A10 I|O0

FROM mapping A8

A11

3011 G3
A14

3012 C6

A15

3013 C2
E

A16

3015 D1
3016 D2

3020 D6
3021 B9

SDA_NVM

3022 G5
F
WC_

B4-124

B4-135

7012
5

SDA

B4-136

SCL
E2

M24C32

E1

VCC

E0

3024 G6

SCL_NVM

3025 G6
3026 B8

3027 B9

3
2

3028 B8
3029 B8
3030 B9

100R

3069

3068

100R

100R

3066
47p

3034 E10
3035 B10

10p

2025

10p

100R

2024

3067

10p

3031 B9
3032 B9
3033 B9

+3V3_INTPAINTER

2023

47p
2012

3023 G5

WC_NVM

47p
2011

3014 C2

3018 F7

B-TXT

2010

150R

150R
3005

150R
3004

4004 G4

2024 G10

RDN

3017 C3

100R
3003

4003 A8

2023 G10

NVM

100R
3063

100n

2005

24K

3018

4002 A8

2022 G5

28

10p

2032

3039 C6
3040 D6
3041 D6
3042 D5

10

3043 E5
3044 E5
H

1002

10p

B1: B6

3077

100R
2

1PS76SB10
RES

3024

RES

47K

3077 H7

2020 C6

WRN

A(16)

HFB

B3-131

3076

2033

3009

+5V2_CON

7007
PMBT2369

3010

MECHPART

4005

0012

47K

RES

HS

220R

RES

3023

7010
BC847BW

100R

3076 G7

2017 D2

CE_ WE_

3019 D5

3062

100n

2008

BC847B
7008

RES
RES

47K

27K

1PS76SB10

6002

B4-142

10K

220n
VSYNC

P50_IN

P50
RES

6001

3067 G10

3074 B7

1K

+3V3_INTPAINTER

RES
RES

2022

RES 3025

3056
47K

RES

4004

3057

10K

3011

7006
PMBT2369

47K

3022 P50_OUT

10K

3008

VS

3066 G10

2008 G7

2016 B3
12

FBL-TXT

VSS

+3V3_INTPAINTER

3065 B10

2007 B13

3073 E2

GND
9
25

0V

3064 G9

2006 B13

2015 B2

8
24
VCC

470p

2003

3V2

3029 220R

100 0V
99 0V
98 0V
97 0V
96 0V4
95 0V4
94 0V4
93 0V4
92 0V3
91 0V
90 0V3
89 0V3
88 0V3
87 0V
86 5V2
85 5V2
84 5V2
83 5V2
82 5V2
81 5V2
80 3V3
79 0V4
78 3V3
77 0V2
76
P2.0|TPWM
VSSC3
P2.6|PWM5
P2.5|PWM4
P2.4|PWM3
P2.3|PWM2
P2.2|PWM1
P2.1|PWM0
AD7
AD6
AD5
AD4
AD3
AD2
AD1
AD0
P1.5|SDA1
P1.4|SCL1
P1.7|SDA0
P1.6|SCL0
P1.3|T1
P1.2|INT0
P1.1|T0
A16-LN
P1.0|INT1

100n

2001

100n

GND-ADJ

1R5

470R

C11

1001

A(0)

100n

B1-116

OUT 6

4K7

A(6)

8 NC

470R
470R

A(13)
A(12)
A(3)
A(2)
A(1)

IN

3044

DEGAUSSING
3059
P50_IN

+3V3_PA

2028

100n

2027

1R5
3071

470R

+3V3_INTPAINTER

2
5

P50_OUT

3V3
A5
3V3 26

B1-118

7009
MC33269D
4

3043

3050

22R

3070

SEL_IN_1

A(13)

3063 G9

2005 G8

3072 E2

4K7

B6-144

3072

3020 470R

3019

A(7)

Processor

3062 F9

2004 D10

2014 B1
B

4K7
3002

RES

A(4)

3061 A7

2003 B9

3071 F1

3001

470R
470R

75 3V3
74 0V
73 0V
72 2V3
71 1V7
70 1V6
69 0V
68 0V
67 3V3
66 3V3
65 3V3
64 0V1
63 3V3
62 0V
61 2V3
60 0V
59 0V1
58 1V9
57 0V4
56 0V8
55 3V3
54 3V0
53 3V3
52 0V
51

3060 C5

2002 D10

2013 B1

1K5

3042

STANDBY-INFO

Painter -

VDDP
MVX-RD
RESET
RESET_
XTALOUT
XTALIN
OSCGND
MVX-WR
A8
A9
A10
A11
VDDC
VSSC2
INTD_
VSSP2
P3.6
ROMBK0
ROMBK1
ROMBK2
VSYNC
P3.5
HSYNC
VDS
RAMBK0

RESET

3007

B4-146

+3V3_INTPAINTER

A(7)

3059 E5

2001 D10

2012 G10

OE_

A(14)

3058 B10

1003 B1

3068 G10

100n

3057 G4

1002 H9

3069 G11
3070 E1

2007

CEN

3056 G4

1001 C10

2010 G9
2011 G9

100n

0012 H1

2009 B10

2006

7011
CY7C1019V33

100n

3041
10K

+5V_PA

3048

2K2

2K7

A(14)
RDN
WRN

P2.7|PWM6
P3.0|ADC0
A17-LN
P3.1|ADC1
P3.2|ADC2
P3.3|ADC3
A15-LN
A14
RD_
WR_
VSSC1
VSSP1
P0.5
EA_
A7
P0.0|TX
P0.1|RX
P0.2|INT2
PSEN_
ALE
VPE1
P0.3|INT3
A6
P0.4|INT4
P3.7

4K7

2004

7004
BC847BW

1K

3016

100n

2017

470R

+3V3_INTPAINTER

1
2
0V 3
0V 4
5
3V3
1V0
6
7
0V5
0V 8
3V9
9
3V3 10
0V
11
12
2V8 13
3V3 14
3V3 15
0V3 16
0V3 17
0V
18
19
20
0V
21
0V3
22
3V3
23
24
25

RESET

7003
BC847BW

470K

0V4

0V4

3040

FRONT-DETECT

A4
P0.6
P0.7|T2
VSSA
CVBS0
CVBS1
A15-BK
SYNC-FILTER
IREF
A13
A12
A3
A2
A1
FRAME
VPE2
CORB
P3.4|PWM7|T2EX
VDDA
B
G
R
A0
RAMBK1

B1-102

3015

3060

3017

4K7

4006

4K7

SAM-SDM

3014

SAA5667HL

+3V3_INTPAINTER

+5V2_CON

27
28
0V 29
1V 30
31
32
0V3 33
0V8 34
1V2 35
0V 36
0V 37
3V3 38
0V 39
3V3 40
3051
41
42
470R 0V 43
44
3V3 45
0V 46
0V 47
0V 48
49
3V3
50

+3V3_INTPAINTER

10K

7001

470R

10n

B1-117

3039

KEYBOARD
2020

3013

3012

STANDBY

470R

4007

STANDBY-INFO

4K7
3033
220R

+3V3_INTPAINTER

GND-ADJ

BC857B
7002

ATT-SWITCH / BCL

3027 220R

100u

2016

100n

8 NC

2015

100n

2014

MCL4148

6003

100u

2013

B4-120

OUT 6

3028

O/P SERIAL DATA


I/P SERiAL DATA
I/P MODE SELECT
I/P CLOCK

IN

+3V3_INTPAINTER

220R 3026

4K7
3032

7013
PDTC144EU

10n

T 315mA

RES

1003

3054

470R
7005
MC33269D
4

4K7
3031

POR_FLASH

10K
3049

SOUND-ENABLE

+3V3_INTPAINTER

22K

+5V2_CON

SCL-F

SDA-F

SCL-S

3030

SDA_NVM

3074 10K

SDA-S

D(7)
D(6)
D(5)
D(4)
D(3)
D(2)
D(1)
D(0)

WC_NVM

CEN

3061

10K

200mV/div
DC
+3V3_INTPAINTER
250ns/div
To Mapping D13

13

3053

200mV/div DC
10us/div

+5V2_CON

B1-93

12

B1-121

1V / div DC
10ms / div

11

C11

SDA-S

1V / div DC
20us / div

10

470R

C6

B1/B4-92

C5 VSYNC

4002

C4 HSYNC

RES

PAINTER

4003

SCL-F

SCL-S

RES

SDA-F

3045 F6
3048 C6

NC

2026

3049 B6
3050 E6

10p

PTV-FTV ONLY

3051 F8
3052 B11

E_15000_132.eps
191004

8204 000 6507.3


1

www.sharatronica.com

10

11

12

13

3053 B11
3054 B1

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

27

Layout SSB (Top Side)

E_15000_133.eps
191004

8204 000 6507.3

www.sharatronica.com

Circuit Diagrams and PWB Layouts

DPTV585 AA

Mapping Layout SSB (Top Side)


1000
1303
1403
1408
1651
1680
1681
2003
2005
2006
2007
2009
2013
2016
2027
2028
2301
2305
2314
2315
2316
2317
2318
2322
2324
2327
2329
2330
2331
2332
2333
2334
2336
2339
2340
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2367
2368
2373
2376
2377
2379
2380
2381
2382
2383
2387
2388
2389
2391
2393
2394
2395
2396
2397
2398
2401
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2417
2425
2427

C3
A1
C1
B1
B4
B4
B4
A1
A2
A2
A2
A2
A1
A1
A2
A3
B3
B2
B2
B2
B2
B2
B2
B2
C3
B1
B3
B3
B3
B2
C3
B3
B3
B1
B3
A1
A1
A1
A1
A1
B1
C2
C2
C2
C2
B1
B2
B2
B2
B2
B2
B2
B2
B2
B1
C1
C2
C2
C2
B2
B2
B1
B1
B1
B1
B1
B1
C2
C2
C1
C2
B2
B2
B2
B2
B3
B2
B1
B1
B1
B1
B1
B1
B1
B1
B1
C1
B1
C3
A1

2428
2429
2508
2514
2546
2547
2548
2549
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2588
2589
2590
2591
2592
2593
2594
2609
2665
2666
2667
2668
2670
2677
2678
2680
2682
2687
2693
2695
2697
2698
2702
2704
2708
2713
2729
2733
2738
2743
2757
2758
2765
2767
2771
2772
2773
2776
2785
2790
2796
2797
2912
3021
3026
3027
3028
3029
3033
3058
3061
3065
3070
3071
3072
3073
3301
3302
3304
3306

B1
B3
B3
C4
C4
C4
C4
C3
B4
B4
C4
C4
C4
C4
C4
C3
B4
B4
C4
C4
C4
C4
C4
C4
C4
C4
C4
C4
C4
C4
B4
B4
C4
B4
C4
B4
C3
C3
B4
B3
B4
B4
B4
B4
C4
B4
B4
B4
C4
C4
B4
B4
A4
B3
B4
A4
B3
A3
A3
A3
A4
A4
A4
A3
A3
A3
A3
A3
A4
A4
A4
A4
C3
A2
A2
A2
A2
A2
A2
A2
A2
A2
A2
A3
A3
A3
C2
B3
B3
C2

3317
3318
3320
3321
3322
3329
3330
3332
3335
3336
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3353
3361
3363
3370
3371
3372
3373
3374
3375
3376
3377
3379
3381
3387
3388
3389
3390
3393
3394
3395
3396
3397
3398
3399
3400
3402
3404
3406
3409
3411
3412
3416
3418
3423
3433
3436
3437
3439
3442
3443
3444
3447
3448
3449
3460
3461
3462
3472
3519
3520
3523
3524
3525
3526
3527
3528
3529
3530
3531
3552
3553
3554
3555
3560
3562
3576
3612
3613
3614
3615

C2
B2
B2
B2
C3
C3
B2
B2
B2
C3
C2
C2
C2
C3
B3
C3
C3
C3
C3
B2
C3
B3
B2
C2
C2
C2
B1
B1
B1
B2
B2
B1
B1
B2
C3
B1
C3
B2
B2
B3
B2
B2
B2
C3
C3
B2
C1
B1
B1
B1
B2
C1
B1
C1
B1
C1
B1
C1
C2
C2
C2
C2
C2
C2
B2
B2
B2
C3
C4
C4
C4
C4
C4
B4
B4
C4
C4
C4
B4
C4
B4
B4
C4
B4
B4
B4
C4
C4
C4
C3

3616
3626
3627
3628
3642
3643
3655
3656
3673
3683
3702
3703
3704
3705
3706
3714
3716
3717
3728
3733
3739
3755
3757
3759
3790
3791
3792
3797
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
4002
4003
4007
4520
4521
4522
4523
4606
4607
4608
4609
4611
4632
4633
4642
4645
4677
4682
4683
4684
4685
4686
4687
4688
4689
4723
4726
4731
4732
4733
4734
4791
4792
4793
4901
4902
4903
4904
4905
4906
4907
4908
4909
4919
4920
4921
4925
4927
4928
4929

7.

28

Mapping Layout SSB (Bottom Side)


C4
B4
B4
B4
B4
B4
B4
B4
C4
C4
A4
A3
A4
A3
A3
B3
B3
B3
A3
A3
A4
A3
A3
A3
A4
A4
A4
A4
C3
C3
C3
C3
C3
C3
C3
C3
C3
C3
C3
C3
A2
A2
A3
C4
C4
C4
C4
B3
B3
B3
B3
C4
B4
B4
C4
B4
B4
B3
B3
B3
B3
B3
B3
C3
C4
A4
A4
A4
A4
A4
A4
A4
A4
A4
C2
C2
C2
C2
C2
C2
C1
C1
C2
C2
C1
C1
C2
C2
C2
C2

4935
4937
4938
4939
4944
4945
4946
4947
4948
4949
4950
4951
4952
4953
4954
5301
5302
5303
5304
5305
5306
5309
5310
5311
5403
5405
5406
5411
5416
5653
5656
5663
5667
5668
5702
5703
5707
5711
5713
5715
5716
5717
5798
5902
5903
5904
6301
6309
6310
6311
6316
6319
6320
6321
6322
6404
6652
6653
6656
6657
6658
7009
7011
7013
7304
7320
7323
7340
7361
7362
7402
7404
7405
7408
7409
7411
7413
7652
7653
7654
7667
7668
7675
7677
7678
7680
7704
7709
7714
7715

C3
C3
C3
C3
C2
C2
C2
C2
C2
C2
C2
C2
C2
C1
C3
B2
B2
A1
A1
A1
A1
A1
A1
B1
B1
B2
C1
B1
C1
C3
B3
B4
B4
B4
B4
A4
B3
A4
A4
A4
A4
A4
A3
C3
C3
C3
C2
B3
C3
C3
C3
B3
A1
A1
A1
B1
B3
C3
C4
C4
B4
A3
A2
A1
B2
C2
C2
C3
B3
B3
C1
B2
B1
C2
C2
C1
B2
B4
B4
B4
B4
C4
C4
C4
C4
C4
A3
A4
A4
A4

9302
9303
9304
9305
9322
9408
9412
9414
9416
9417
9419

B3
B3
B3
B3
C2
C1
C1
C1
B1
C1
C1

E_15000_133m.eps
191004

1001
1002
1003
1301
1304
1305
1306
1307
1308
1406
1407
1409
1410
1411
1682
1683
1701
2001
2002
2004
2008
2010
2011
2012
2014
2015
2017
2020
2022
2023
2024
2025
2026
2030
2031
2032
2033
2302
2303
2304
2306
2307
2308
2309
2310
2311
2312
2313
2319
2320
2321
2323
2325
2326
2328
2342
2343
2354
2366
2369
2370
2371
2372
2374
2375
2378
2384
2385
2386
2390
2392
2399
2402
2418
2419
2420
2421
2422
2423
2424
2426
2431
2501
2502
2503
2504
2505
2506
2507
2509

www.sharatronica.com

A4
A4
A4
B3
A4
B3
B4
B4
B3
C4
C4
B4
B4
B3
B1
B1
A2
A4
A4
A4
A3
A3
A3
A3
A4
A4
A4
A3
A3
A4
A4
A4
A4
A4
B3
A4
A4
C3
B3
B3
C3
B3
B3
B3
B3
B3
B3
B3
B3
B3
B3
B3
B3
C3
B2
C2
C2
C3
C4
C3
C2
B3
B3
C3
C3
B4
C4
C3
C2
C4
C3
C4
C4
B3
B3
C3
C3
C4
C3
C3
A4
B3
B1
B1
B1
B1
B1
B1
B1
C1

2510
2511
2512
2513
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2584
2585
2586
2587
2595
2610
2611
2629
2632
2634
2637
2640
2643
2644
2645
2646
2649
2651
2652
2653
2654
2659
2660
2661
2662
2663
2664
2673
2674
2679
2681
2686
2690
2691
2694
2696
2706
2707
2709
2710
2712
2718
2719
2721
2723
2725
2726
2728
2730
2731
2747
2748
2755
2756
2759
2760
2761
2762
2763
2764
2766
2770
2774
2786
2788
2792
2795
2798
2799
2900
2901
2902
2903
2904

C1
C1
C1
C1
B1
B2
B1
B1
B1
B1
B1
B1
B1
B1
B1
B1
B1
B1
B1
C1
C1
B1
B1
B1
C1
B1
B1
B1
B1
B1
B1
C1
C1
B1
B1
B2
B1
B1
B1
B1
B1
B1
B1
B1
B1
B1
B1
B1
B1
B1
B1
C1
A1
A1
A2
A2
A1
B2
A2
A2
A2
B2
A2
A1
A2
A1
A2
A2
A1
A2
A1
A1
A1
A1
A1
A1
A2
A1
A1
A1
A1
A1
A1
A2
A2
C2
C2
C2
C2
C2

2905
2906
2907
2908
2909
2910
2911
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3022
3023
3024
3025
3030
3031
3032
3034
3035
3039
3040
3041
3042
3043
3044
3045
3048
3049
3050
3051
3052
3053
3054
3056
3057
3059
3060
3062
3063
3064
3066
3067
3068
3069
3074
3076
3077
3303
3305
3307
3308
3310
3311
3312
3313
3314
3315
3316
3319
3323
3324
3325
3326
3327
3328
3331
3333
3334
3339
3350
3351
3352
3354

C2
C2
C2
C3
C2
C2
C2
A3
A3
A3
A3
A3
A3
A3
A4
A2
A2
A4
A3
A4
A4
A4
A4
A4
A3
A3
A3
A3
A3
A3
A3
A3
A3
A3
A3
A3
A3
A3
A3
A3
A3
A3
A3
A3
A3
A3
A3
A3
A3
A4
A4
A4
A3
A3
A3
A3
A3
A4
A4
A4
A4
A3
A4
A4
C3
B2
B3
C3
B3
B3
C3
C3
B3
C3
C3
C3
B3
B3
C2
B3
B3
B3
B3
B3
B3
C2
C2
C2
C2
C2

3355
3358
3359
3360
3362
3364
3365
3366
3367
3368
3378
3380
3382
3385
3386
3391
3401
3403
3405
3407
3408
3410
3414
3415
3417
3419
3420
3421
3434
3435
3441
3445
3446
3450
3451
3452
3453
3454
3455
3456
3457
3459
3463
3465
3467
3468
3470
3471
3473
3474
3521
3522
3532
3533
3540
3544
3545
3546
3547
3550
3551
3556
3557
3558
3559
3561
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3577
3624
3625
3630
3634
3636
3637
3639
3644
3650
3651

C2
B2
C2
C2
B3
B3
C3
B3
B3
B2
B3
B3
C4
C4
C2
C3
B4
C4
C3
B4
B3
B4
B3
B3
B4
C4
B3
B4
B4
C4
B3
B4
C3
B3
C4
C3
B2
B2
B2
B3
B3
B2
B3
C2
C2
C3
C2
C2
C4
C4
C1
C1
B1
B1
B1
B1
B1
B1
B1
B1
B2
C1
C1
C1
C1
C1
C1
C1
C1
C1
C1
C1
C1
C1
C1
C1
C1
C2
C1
C1
C1
C1
C1
C1
B1
B1
C1
C2
C2
B1

3652
3653
3654
3657
3658
3659
3663
3664
3666
3667
3668
3669
3670
3671
3675
3680
3681
3682
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3698
3699
3707
3708
3709
3710
3711
3718
3719
3720
3721
3722
3725
3730
3731
3732
3740
3741
3744
3745
3746
3747
3748
3749
3754
3793
3794
3795
3796
3798
4004
4005
4006
4603
4604
4610
4652
4676
4690
4703
4711
4712
4713
4714
4715
4716
4717
4724
4725
4728
4910
4911
4912
4913
4914
4915
4916
4917
4918
4922

B1
B1
B1
B1
C1
B1
B1
B1
C1
C1
C1
B1
C1
C1
B1
B1
B1
B1
B1
B1
B1
B1
B1
B1
B1
B1
B1
B1
B1
B1
C1
C1
A2
A1
A2
A2
A2
A2
A2
A2
A1
A1
A2
A2
A2
A2
A2
A1
A2
A1
A1
B2
B2
B2
A1
A1
A1
A1
A1
A1
A4
A4
A4
C2
C2
C1
B2
B1
C2
A2
A2
A2
A2
A2
A2
A2
A2
A1
A1
A1
C3
C3
C3
C3
C3
C3
C4
C4
C3
C3

4923
4924
4926
4930
4931
4932
4934
4936
4940
4941
4942
4955
4956
4957
4958
4959
4960
4961
4962
4963
4964
4965
4966
5307
5308
5312
5401
5402
5404
5408
5409
5415
5417
5651
5652
5654
5657
5658
5659
5660
5661
5662
5664
5665
5666
5669
5701
5704
5705
5706
5708
5709
5710
5718
5720
5799
5900
5901
6001
6002
6003
6303
6304
6306
6307
6308
6312
6313
6314
6317
6334
6402
6403
6405
6650
6651
6654
7001
7002
7003
7004
7005
7006
7007
7008
7010
7012
7301
7302
7303

C4
C4
C3
C3
C3
C3
C2
C2
C2
C2
C2
C2
C3
C3
C3
C3
C3
C3
C3
C3
C3
C4
C2
A4
B4
C3
B3
C4
B4
B4
C3
C4
C4
C2
C2
C1
B1
B1
B1
B1
B1
B1
B1
B1
C1
C1
A1
A2
A2
A1
A2
A2
A2
A2
A1
A2
C3
C2
A3
A3
A4
C3
C3
B3
B3
B2
B3
B3
C3
C3
B3
B4
B4
B4
C2
B1
B1
A3
A4
A4
A4
A4
A4
A4
A3
A3
A3
B2
B2
C3

7305
7306
7307
7310
7311
7312
7313
7314
7315
7318
7322
7375
7401
7403
7406
7407
7410
7412
7651
7656
7663
7664
7665
7666
7674
7701
7702
7708
7713
7716
9308
9309
9310
9311
9312
9313
9318
9319
9324
9401
9402
9403
9405
9406
9407
9410
9413
9415
9418
9420
9421

C2
C2
C3
C3
C2
B3
C2
C2
C2
B3
C4
C2
B4
B4
B4
B4
B3
C3
B1
B1
B1
C1
C1
C1
B1
A1
A2
A1
A1
A2
B3
B3
B3
B3
B3
C2
C3
C3
C3
B4
B4
B4
B4
C4
B3
B3
C4
B4
B4
C4
C2

E_15000_134m.eps
191004

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

29

Layout SSB (Bottom Side)

E_15000_134.eps
191004

8204 000 6507.3

www.sharatronica.com

21

V2

6dB

V3

YOUT1

V4

4V1

Y1

9
16
23

Y3

6dB

COUT1

3022

3
4V5

CIN1

6dB

VOUT2

44

37

1u0 50V

1K2

2020

3126

3128

1u0 50V

1K2

1u0 50V

3123

2017

AV2-R

C2

1K2

2021

1u0 50V

1K2

2019

3125

1u0

3129

1u0 50V

AV4-R

C2

22
28

3121

2015

50V

1u0

10
17

5u6

5007

24
30

19
26
C2

S-1

C2

S-2

13
20

DC-OUT

7209
BC847B

SCL
S2-3
S-1

27

3119

TO PIP

0V

5
4
3
2
1

470R

0V

3118

34

470R

32

SDA
ADR

33

3130

3V2

31

220R

0V

S-2
MUTE

41

3131

9026

SCL_IN

C6,C1

9027

SDA_IN

C6,C1

GND
GND

INT_ATSC

9023

2
1002
0-106451-1

10

+5V

1
2
3
4
5
6
7
8
9
10
11

SDA-C
GND
SCL-C

1
2
3
4

1344
B3B-EH-A
3
2
1

1030
03JQ-BT

3
2
1
1010
0-106451-1

1
2

9021

C6

GND
SDA_1
GND
SCL-1
GND
+9V
GND
+5V
+5V

12
13

1009
09JL-BT-E

FROM 1030 OF

SIDE JACK PANEL

HOP PANEL
C6

C6

1106
ENV56

TO 1322 OF

C6

RES

RF-IN

RES

1
2
C8

V-SUPPLY

NC1

NC2

NC3

1301
B2B-PH-K

1003
0-106451-1

C8

14

IF-TER

3026

MT3

11 IF

C6

MT2

1u0
100R

TU

15

13
TO SSM

+9V

KEYBD/
TO
LIGHT SENSOR

MT4

12

47n
2013

2085

AGC

9022
1
2

C6

1
2

4
SCL

MT1

ADD

1302
B2B-PH-K

9
BTL

RES

SDA

47R

1015
B4B-EH-A

3115

SDA_IN

220R

0V

S-3

Y-CVBS_TO-PIP
GND
C_TO-PIP
GND

1222
B5B-EH-A

3V4

3114
47R

10 12
11 13
1008
09JL-BT-E

4001

3117

470R

4K7

3116

3176

1K0

0V

0V

S2-2

47R

3016

38
4V7

S2-1

5V2

15K

C6

ROUT2

RV4

5V2

BAS216

6dB

0V

6011

7208
BC847B

0V

4V7

1K2

RES

36
4V7

0V

3015

1028
S3B-EH
3
GND
2
SCL_IN
1

LOUT2

9V4

RV3

4V7

25V

2078

6010

9V4
6dB

RV2

47
4V7

1
2
3
4

0dB

4V7

12

22K

SDA_IN

ROUT1

1018
B4B-EH-A

4
3
2
1

6dB

0V

BAS216

SCL_IN

RV1

C6

1016
B4B-EH-A

0dB

4V7

3127
50V

100u

+5V

LV4

RTV

3109

AGC

LV3

C6

C_FRONT-IN

45
4V7

4V7

1K2

2023

1K2

LOUT1

4V7

1K2

1u0 50V

LV2

Y-CVBS_FRONT-IN

+9V

6dB

4V7

4V7

AV5-R
AV1-R

15

RES

9029

AV4-L

C2

1K2

2022

LV1

8
4V7

2u2

4V7

3122

1u0 50V

3124

43
4V7

9025

2018
AV2-L

C2

2016

1K2

BIAS

10R

50V

LTV

4002

3120

3030

1u0

4K7

4K7

AV1-L

1017
B4B-EH-A
1
2
3
4

2099

9014

C2

4V6

C3

BIAS

AV5-L

C2

C6,C1

25

100n

2014
C2

C2

C6,C1

C2

4V7
4V7

TO SIDE
INPUT

C6

18

3024

35

1K0
3174

2089

COUT2

3175

100n

100n

6dB

3177

4V6

C6

C1

SWITCHES

GND
Y-CVBS-FRONT-IN
GND
C-FRONT-IN
GND
L-FRONT-IN
GND
R-FRONT-IN

AV2-C

C2

1
2
3
4
5
6
7
8
9
10

GND
GND
C-OUT
GND
Y-OUT

BC847B

3V7

LOGIC

FRONT-DETECT

11
2088

GND
CVBS
GND

RES

7002

2V1

1V5

AV1-C

CVBS
GND
C-OUT
GND
Y-OUT

9V2

1K0

9015

1335
B10B-EH-A

1
2
3
4
5
6
7
8
9

1V

2087
C2

5
4
3
2
1

BC847B

3023

39
3V8

YOUT2

7003

1V6

4K7

4V7
6dB

1303
B5B-PH-K

9V2

10R

Y2

SWITCHES

29

1K0

48
3V8

4V1

470n

1
3V7

TRAP1

TO 3D COMB
OR
Uart Interface

14
4V1

3021

1u0

3029

470n

4V1

9028

2094

4V1

42

9024

2093

+9V

3028

2025

10R

470n

10R

100n

46
3V8

YIN1

V1

VOUT1

3027

6dB

2086

FRONT-DETECT

470n

11

470R

AV2-Y_CVBS

TV

5
4V1

2092

2103

9V4

2090

AV1-Y_CVBS

C6

C6

40
VCC
VCC

2091

C2

10
TO 3D COMB

100n

C2

2095
50V 22u

C2,C3

C-SC2_SVHS-IN

TUNER (SSM)
7017
CXA2089S

C6

9035

Y-CVBS-SC2_AV2-IN

30

+9V

C1

7.

100n

SSM: Tuner
1

DPTV585 AA

9036

Circuit Diagrams and PWB Layouts

1
2

RES

SIDE

TO

TUNER_B+

2084

1n0

220u

2083

10u

3000

2000

15K
+130V

JACK PANEL
6034

C6

BZX284-C33

+33V

3011
100R

F_15120_005.eps
020805

3139 123 6060.1

www.sharatronica.com

10

11

1002 E5
1003 F5
1008 A11
1009 F11
1010 G5
1015 F6
1016 C7
1017 B11
1018 C11
1028 E1
1030 F8
1106 F4
1222 D11
1301 G1
1302 F1
1303 A11
1335 B1
1344 F7
2000 G2
2013 F4
2014 C3
2015 C4
2016 C4
2017 C3
2018 C3
2019 D4
2020 C4
2021 D3
2022 C3
2023 D4
2025 A6
2078 D3
2083 G3
2084 G3
2085 F4
2086 A8
2087 B4
2088 B3
2089 B4
2090 C9
2091 A4
2092 A3
2093 A4
2094 A3
2095 A6
2099 B6
2103 A6
3000 G1
3011 G1
3015 E2
3016 E2
3021 A7
3022 A6
3023 B6
3024 B6
3026 F5
3027 A9
3028 A8
3029 C9
3030 C8
3109 D3
3114 E2
3115 E2
3116 B8
3117 B8
3118 D8
3119 D9
3120 C3
3121 C4
3122 C4
3123 C3
3124 C3
3125 D4
3126 C4
3127 D4
3128 C3
3129 D3
3130 E8
3131 E8
3174 D7
3175 D7
3176 B8
3177 B8
4001 B10
4002 B10
5007 E2
6010 D3
6011 E3
6034 G2
7002 B8
7003 A8
7017 A5
7208 D9
7209 D8

9014 D6
9015 D6
9021 F10
9022 E9
9023 E9
9024 E9
9025 E9
9026 E9
9027 E9
9028 E9
9029 E9
9035 A10
9036 A10

Circuit Diagrams and PWB Layouts

I/O (SSM)
D2

23

AV1-L

3142

1024-10
YKC21-2921 19

3046

1R0

22

100R

10R

7016

0V

BC847B

1K0
C1

0V

1K0

1024-5
8 YKC21-2921

6014
BAV99

3100
AV1-Y_CVBS

D3

C1

100R
3048

AV1-C

C6

L-CL_VL-OUT

C6

R-CL_VL-OUT

150R

3072

6020
BAV99

6018
BAV99

22p

2069

22p

2068

R-CL_VL-OUT
L-CL_VL-OUT

1
2
3

(AUDIO IN)

1024-6
9 YKC21-2921
V
B3

B3B-PH-K
3053

AV4-L

C1

R
B1

12

AV4-R

C1

1024-4
7 YKC21-2921

150R

1013
22p

75R

3103

75R

3102

68R

10

TO P1208

11

10

1025
YKF51-5347

3101

C1

100R

B2

+Vp

3047

11

4018

24

6026

BZX284-C6V8

BZX284-C6V8

6027

100R

2076

330p

(AUDIO OUT)

330p

47K

2081

3008

47K

AV4-R

1
2
3
4

2079

TO P1219

1012
3006

C1

S-1

AV4

1 1021

7
5

AV1 IN

3145

2102

100n

2063

330p

47K

3003

2062

330p

47K

AV1-R

0V

100n

CVBS-SC2_MON-OUT

C6

+9V

3144

+Vp

1024-12
YKC21-2921 21

C1

+9V

3002

AV1

3045
100R

D1

11

C2
2104

YKC21-2921

10

+Vp

2070

20

3146

1024-11

31

330p

C2

7.

AV OUT

SSM: I/Os
1

DPTV585 AA

3054

AV4-L
6022

BZX284-C6V8

BZX284-C6V8

6025

JPJ9811-01-320

100R

1024-2
YKC21-2921 2
3049

1011
B3B-EH-A

2067
3051

C1

AV5-L

AV2-C

C1

3012

100R

3013

100R

1027
JPJ9822-01-320

3
3055
BZX284-C6V8

6017

AV2-Y_CVBS C1

100R

3052

AV5-R

BZX284-C6V8

6019

6012

BZX284-C6V8

BZX284-C6V8

6013

330p

4017

+Vp

A3

C1

6038

3007

+Vp

6037
BZX284-C6V8

2082

330p

3005

47K

2066

47K

3004
330p

100R
1024-3
YKC21-2921 3

BZX284-C6V8

47K

AV2-R

3009

C1

330p

AV2

3050

A1

6016

1
2
3

1024-1
YKC21-2921 1
R

BZX284-C6V8

C1

AV2-L

100R

3056
100R

6021
BAV99

11

1024-9
15 YKC21-2921

6023
BAV99

9011
10

2072

22p

2071

22p

75R

75R

3105

3104

100R

1026
YKF51-5347

Pb

17
6

7
6024

6028

BAV99

BAV99

6029

C2

AV1

1024-8
14 YKC21-2921

BAV99

1024-7
13 YKC21-2921
330p

75R

RES
C1,C3

C3

C1

3108

2073

22p

22p

100R
3107

100R
75R

100R
2074

3059

3106

2075

3058

1031
B5B-EH-A

22p

3057

5
GND 4
3
GND 2
1

1207
B4B-EH-A
GND 4
Pr 3
Y2
Pb 1

Pr

RES
C8

3139 123 6060.1

Pb

BZX284-C6V8

C3

150R

C1

6031

6030

3073

S-2

BZX284-C6V8

SUB_WOOF

1029
YKC21-3416

Pr

16
9013

75R

2077

C3

9012

18

AV2 IN

100R

+Vp

BZX284-C6V8

2080

A2

6032

47K

AV5 AUDIO IN

B4B-PH-K

F_15120_006.eps
020805

www.sharatronica.com

10

11

1011 D6
1012 C7
1013 B7
1021 C11
1024-1 D1
1024-10 A1
1024-11 A1
1024-12 B1
1024-2 C1
1024-3 D1
1024-4 B11
1024-5 A11
1024-6 B11
1024-7 F11
1024-8 F11
1024-9 E11
1025 B2
1026 E2
1027 D11
1029 G1
1031 G7
1207 G6
2062 A3
2063 A3
2066 D3
2067 D3
2068 B3
2069 B4
2070 B9
2071 E3
2072 E4
2073 G10
2074 G9
2075 G7
2076 C3
2077 F2
2079 C7
2080 E7
2081 C8
2082 E8
2102 A4
2104 A7
3002 A2
3003 A3
3004 D3
3005 D3
3006 C7
3007 E7
3008 C8
3009 E8
3012 D10
3013 D10
3045 A2
3046 A2
3047 B3
3048 B3
3049 D2
3050 D2
3051 E3
3052 E3
3053 C10
3054 C10
3055 D10
3056 E10
3057 F8
3058 F9
3059 F10
3072 B10
3073 G2
3100 B10
3101 B9
3102 B2
3103 B3
3104 E2
3105 E3
3106 G8
3107 G9
3108 G10
3142 A4
3144 A8
3145 A7
3146 A8
4017 E2
4018 B2
6012 E9
6013 E9
6014 A9
6016 D8
6017 E9
6018 C4

6019 E9
6020 C5
6021 E4
6022 C9
6023 E5
6024 F7
6025 C9
6026 C9
6027 C9
6028 F8
6029 F10
6030 G3
6031 G3
6032 D7
6037 D7
6038 D8
7016 A7
9011 E6
9012 F6
9013 F6

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

32

SSM: Video Buffer

10

V-SSB-N

7V8

C8

C6

RTXT

+9V

0V

10R

2811

3851

2u2

100R

7V2

7808

5V1

7801
C6

R_OSD

BC847B

3305

REDTXT

C8

C2

10R

2801

3801

2u2

10R

7800

0V

BC847B

3856

3V9

0V

GTXT

C6

3805

150R

27K

3803

22K

3858

3855

680R

68K

3853

3806

G-SC1-IN_Y-IN

C6

180R

680R

0V

1K0

V-SSB

BC857B

0V

3808

C6

7809

3304

BC857B
7V2

C3
1K0

3807

+9V

1K0

3804

3802

100K

680R

3857

3854

68K

680R

+9V

VIDEO BUFFER (SSM)


3852

C3

3313

G_OSD

C6

3314

GRNTXT

+9V

+9V

+9V

10R

C8

7V8

U-SSB-N

2u2

100R

7810

4V2

4V5
BTXT

C6
3846

3V7

C2

3321

Pb

2803

3811

2u2

10R

0V

BC847B

10R

0V

3815

270R

C8

BLUTXT

39K

B_OSD

C6

3322

3813

22K

3848

3845

3816

470R

680R

68K

0V

7802

680R
3843

1K0
7803

BC847B

C6

1K0

3841

B-SC1-IN_U-IN

BC857B

0V

7811

3818

C6

2809

0V

C8

BC857B
7V2
U-SSB

3817

1K0

3814

3812

100K

680R

3847

3844

68K

3842

680R

10R

+9V

+9V

+9V

10R

3809

FBL

3330

1V8

C2

BC847B

100R

Y-SSB-N

3838

330R

3835

680R

39K

3833

C6

FRAMEDRIVE-

3135_037_11211_01
basic
NOT USED

3135_037_11241_01
core
NOT USED

3135_037_12281_01
999
NOT USED

RESERVED
not used
319802156810

3837

NOT USED

NOT USED

NOT USED

680R
319801106810

7807

NOT USED

NOT USED

NOT USED

680R
319801042150

4005

1K0

1K0
BC847B

10R

3826
100R

C6

VFB

0V

7804

0V

0V

3835

Ref Des

3821

C8

100R

2805
2u2

3836

2V3

Pr

3828

7806

3825

2u2

3V

330R

3831

39K

2807

Y-SSB

7805

10R

3823

C6

BC857B

0V

C8

TXTFBL

C6

1K0

C6
BC857B
9V5

R-SC1-IN_V-IN

0V

0V

7807

3827

10R

3824

3329

3822

FBLTXT

100K

C6
100n

470u 25V
2814

BZX384-C9V1
2813

6801

3837

680R

10R

3834

68K

3832

+15V
330R

BC857B

F_15120_007.eps
020805

3139 123 6060.1

6
www.sharatronica.com

10

2801 B8
2803 D8
2805 F8
2807 F1
2809 D1
2811 B1
2813 E4
2814 E4
3304 A6
3305 B6
3313 B6
3314 C6
3321 D6
3322 D6
3329 E6
3330 F6
3801 B8
3802 A9
3803 B9
3804 A9
3805 B9
3806 B9
3807 A10
3808 B10
3809 E4
3811 D8
3812 C9
3813 D9
3814 C9
3815 D9
3816 D9
3817 C10
3818 D10
3821 F8
3822 E9
3823 F9
3824 E9
3825 F9
3826 F9
3827 E10
3828 F10
3831 F2
3832 E2
3833 F2
3834 E2
3835 F2
3836 F3
3837 E3
3838 F3
3841 D2
3842 C2
3843 D2
3844 C2
3845 D2
3846 D3
3847 C3
3848 D3
3851 B2
3852 A2
3853 B2
3854 A2
3855 B2
3856 B3
3857 A3
3858 B3
4005 F6
6801 E3
7800 B9
7801 A10
7802 D9
7803 D10
7804 F9
7805 F10
7806 F2
7807 F3
7808 B2
7809 A3
7810 D2
7811 D3

Circuit Diagrams and PWB Layouts

CONVEGENCE HV OUTPUT 1 (SSM)

C6

C6

C6
RV

33

GV

C4

7.

BV

SSM: Convergence HV Output 1


1
2

DPTV585 AA

10

11

C4

A
10 35V6

VCC

CH1_IN_POS

0V

CH1_IN_NEG

CH1_OUT

CH1_NEG

0V

14

CH2_IN_POS

0V

13

CH2_IN_POS

3K3

GND-C

3099

0045
HEATSINK

2096

CH2_OUT
150p

2026

3147

GND-C

3K3
150p

100u

2028

-37V8
GND-C

-37V9 12

GND-C GND-C

CH3_IN_POS

0V

16

CH3_IN_NEG

17

CH3_NEG

PRE_NEG

GND-C

0V

3165
100R
18

0V

0V

3098
3K3

SUB_GND

2115

GND

150p

RV_OUT

3148

2061
3K3

150p

3169

3033

-37V7

GND-C

15

-38V

0V

CH2_NEG

0V

-37V6

-37V6

4K7
22K

100u

2030

GND-C

11

CH3_OUT
GND-C GND-C

7005
BC817-25

7045
STK392-120

6R8

0V

VccPSW-V

3 -36V8

6R8

2131

100u

-35V

100n

2008

MUTING

3159

+35V

PRE_POS

3160

35V6

C5

GND-C

VccNSW-V

VccPSW-H

0V

CH1_IN_POS

0V

CH1_IN_NEG

11

0V

-37V9

6R8

6R8

3151

3K3
3152

3094

6R8

3164

100R
100R

GH_OUT

C5

BV_OUT

C5

3096

6R8

1007
B4P-VH
BV-OUT
BV-RET
BH-OUT
BH-RET

GND-C

3166

100R

9010

9045

9044

GND-C

1
2
3
4

TO BLUE YOKE

GND-C

-37V7

3158

GND-C

6R8

GND-C

9009

3157

GND-C GND-C

3034

BH_OUT

GND-C

GND-C

GND-C

GND-C

C5

6R8

6R8

3149

3K3

3150

3093

150p

-35V

GND-C

-22V

2043

2105

2134

100n

2132

100n

2037

100u

100u

2032

100n

GND-C

2133

22K

150p

150p

3K3

4K7

10u

3163

6R8

6R8
3153

3K3

3154

2111
GND-C

7007
BC817-25
-37V7

1
2
3
4

TO GREEN YOKE

2056

150p

GND-C

GND

PRE_NEG

0V

GND-C

3167

GV-OUT
GV-RET
GH-OUT
GH-RET

GND-C GND-C

SUB_GND

-36V7

C5
C5

1006
B4P-VH

2107
GND-C

GND-C

6R8
3156

CH3_NEG

RH_OUT
GV_OUT

0V

18

3090

GND-C

2057

2060

150p

3K3

3091

3K3

3092

GND-C

150p

3K3

17

CH3_OUT

3155

CH3_IN_NEG

3097

CH3_IN_POS

16

150p

15

0V

2113

0V

7044
STK392-120

100R

CH2_NEG

100R

CH2_IN_POS

12

3K3

RH

CH2_OUT

CH2_IN_POS

13

0V

C6

14

GND-C

GND-C GND-C

1
2
3
4

CH1_NEG

3161

0V

0V

3095

GH

150p

C6

CH1_OUT

3162

-22V8 8

3 -36V8

2109

BH

1005
B4P-VH
RV-OUT
RV-RET
RH-OUT
RH-RET

TO RED YOKE

MUTING
C6

10

100n

VCC

2130

PRE_POS

10u

2038

35V6
35V6

100u
2042

GND-C GND-C

GND-C GND-C

GND-C

Ref Des
9009
9010

3135_037_11211_01
basic
NOT USED
NOT USED

3135_037_11241_01
core
NOT USED
NOT USED

3135_037_12281_01
999
NOT USED
NOT USED

RESERVED
not used
319803690010
319803690010

H
F_15120_008.eps
020805

3139 123 6060.1

6
www.sharatronica.com

10

11

0045 B2
1005 D11
1006 E11
1007 F11
2008 A5
2026 B6
2028 B3
2030 C3
2032 G3
2037 G3
2038 D5
2042 D5
2043 G2
2056 E2
2057 E2
2060 E2
2061 C7
2096 B6
2105 G9
2107 F6
2109 F5
2111 E8
2113 E7
2115 C10
2130 D6
2131 A5
2132 G3
2133 G3
2134 G4
3033 C5
3034 G2
3090 E2
3091 E2
3092 E1
3093 G9
3094 F7
3095 F5
3096 F8
3097 E8
3098 B10
3099 B7
3147 B6
3148 C7
3149 G9
3150 G9
3151 F7
3152 F7
3153 F6
3154 F6
3155 E8
3156 E8
3157 F8
3158 F8
3159 B10
3160 B10
3161 E6
3162 E6
3163 F9
3164 E9
3165 B10
3166 G9
3167 F2
3169 C5
7005 C5
7007 F2
7044 E5
7045 B9
9009 F6
9010 F6
9044 F4
9045 F5

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

34

SSM: Convergence HV Output 2

10

C4

C4

C4

GV_OUT

RV_OUT

CONVERGENCE HV OUTPUT 2 (SSM)


BV_OUT

C5

C5

A
+22V
+35V

10K

GND-C

0V

7006
BF550

0V

6050

8K2

BAS216

3136

6051

8K2

BAS216

3137

3066

3074

3K3

3036

4K7

3019

220K

9040

1n0

2156

GND-C

GH_OUT

C4

RH_OUT

C4

100n
3065

470R

2K7

1n0

3082

F
GND-C

GND-C

C4
GND-C

2050

33K

2159

-37V9

7013
BC807-25

3041
BH_OUT

0V
7022
STP16NE06

2055

2059

470u

6033
8K2
3135

6R8

0V

GND-C

6039

0V

0V

-22V

GND-C

BAS216

10K

3132

680R

3133

100R
3067

3078

100K

BAS216

1n0

7012
BC817-25
3061

0V

BZX284-C6V8

1n0

0V

GND-C

3K3

2058

470u

10R

0V

0V
7014
BC857B

2160
VccNSW-V

0V

6035

-22VR

6008
3202

2044
330p

470R

3200

680R

3170

BZX284-C6V8

GND-C

2161

100R

BYD33D

3083

100K

3134

0V

1n0

330p

GND-C

33K

BAS216

0V

GND-C

9041

100R
2040

GND-C

GND-C

470R

6047

6006

3077

PMBT2369
7024
PMBT2369

3037

7001
BF550

3020

0V

BAS216

0V

7023

0V

6049

6046

BC847B

10R

3K3

6048

7004

1n0

3062

0V
0V

3201

BYD33D

GND-C

100R

GND-C

2157

VccPSW-V

6044

3031

BAS216

3K3

3060

10K

3112

4K7

3168

3110

3032

GND-C

BAS216
220K

6043

100K

6045

BAS216

3081
2047

10R
1n0

2154

100u

2153

3K3

3194

1n0

GND-C

0V

BZX284-C6V8

10R

6007

GND-C

0V

BYD33D

35V6

7011
BC807-25

PMBT2369

100R

6040

100R

3195

1n0

3193

0V

7015

0V

10R

2
2152

0V

0V 1

6R8

0V

PMBT2369

1n0

3038

35V6

7018

0V

10R

BAS216

7020
IRF9Z24N

3198

2052

35V7

0V

3086

330p

BC847B

3084

6041

7019

680R

6R8

470R

2035

7008
BC807-25

BAS216
9042

3063

3192

0V

35V6
3

3064

7021
IRF9Z24N

GND-C

7010
BC817-25

3199

GND-C

7009
BC817-25

470R
0V

3K3

0V

6042

0V

3197

BAS216

35V6
0V

2K7

3079

4K7

3080

3043

220K

3196

3035

8K2
3044

8K2

3042

33K

3085

100u

2150

3191

470R

2K7

3190

8K2

VccPSW-H

-35V

GND-C

F_15120_009.eps
020805

3139 123 6060.1

www.sharatronica.com

10

2035 B6
2040 E5
2044 F1
2047 D3
2050 D10
2052 F10
2055 G6
2058 D8
2059 G6
2150 B3
2152 C3
2153 D2
2154 D3
2156 B9
2157 C9
2159 D8
2160 E9
2161 F9
3019 F6
3020 E5
3031 D5
3032 C6
3035 B5
3036 F6
3037 E5
3038 C6
3041 G8
3042 B5
3043 B6
3044 B5
3060 D6
3061 F8
3062 D6
3063 C7
3064 E7
3065 G8
3066 F7
3067 F1
3074 F7
3077 E8
3078 F1
3079 B7
3080 B7
3081 D3
3082 D10
3083 E10
3084 D9
3085 B4
3086 E10
3110 D1
3112 D2
3132 F2
3133 F2
3134 E1
3135 G2
3136 G2
3137 G2
3168 D2
3170 C7
3190 B2
3191 B3
3192 B3
3193 C4
3194 D2
3195 C3
3196 B8
3197 B8
3198 B9
3199 B8
3200 C8
3201 C9
3202 E9
6006 C9
6007 C3
6008 E10
6033 F2
6035 F1
6039 G1
6040 C5
6041 C5
6042 B5
6043 C6
6044 D7
6045 D5
6046 E5
6047 E5
6048 D6
6049 E6
6050 G1
6051 G1
7001 E6

7004 E2
7006 E6
7008 C3
7009 B3
7010 B8
7011 C8
7012 E8
7013 F8
7014 E6
7015 C6
7018 B7
7019 B7
7020 B9
7021 B3
7022 F9
7023 E2
7024 E1
9040 B10
9041 F9
9042 B4

HEADPHONE_L
L-CL_VL-OUT

C7

AUDIO-L

C1,C6

C1,C6
+5V

100n

2036

10u
2049

2041

10u

5000

SDA_IN

SCL_IN

100n

+12V
-12V
HOP
GND
SDA-2
SCL-2
+5V
H-HOP
GND
9
8
7
6
5
4
3
2
1
13
12
11

2006

100n

8-C10

6-F10

-12V
HOP

2039

10u
2004

2011
100n

1u0

2007

1518
B12B-EH-A

VFB
6036
BZX384-C4V7

9018
4006
PWR_FAIL
L-SC1_AV1-IN

C7
C1

R-SC2_AV2-IN
R-SC1_AV1-IN
FRONT-DETECT
C_FRONT-IN

C1
C1
C1
C1

1
2
3
4
5
6
7
8
9
10
11
12

+33V
STANDBY
+5V_STBY
+130V
PWR_FAIL

S1D

-22V9

9020

C8
C7

INT_ATSC

C1

IN

IN

OUT
COM
GND

-12V1
OUT

0101
HEATSINK

1516
B12B-EH-A

-35V
-22VR

1 -35V
2 -22V
3 -22V
4 GND-C
5 GND-C
6 +22V
7 +22V
8 +35V
9 GND
10 +V_AUDIO
11 -V_AUDIO
12 GND

5004
-22V
10u

6005

5002

OUT

0V

8V5

IN

IN

OUT

10u

5003

+35V
10u
+V_AUDIO
OUT

5V

-V_AUDIO

2098

GND

100n

1u0

0104
HEATSINK

0105
HEATSINK

SDA-C
12
GND
11
SCL-C
10
GND
9
SDA_IN
8
GND
7
SCL_IN
6
GND
5
RC5
4
GND
3
VFB
2
1

1014
B7B-EH-A

TO MMI

TO FRONT CONTROLS
F_15120_010.eps
020805

COM
2097

OUT

COM
GND

2053

2054
+5V_STBY

TUNER_B+

+5V_STBY 1
KEYBOARD 2
GND 3
4
ON-OFF-LED 5
6
RC5 7

8-F11,7-A10,7-A11,6-E7,6-E11

10u

2002

1u0
1-I1

2012

2029

IN

3025

100R

5005

5006
47n
5008

S1D
7105
L7805CV

GND-C

VFB_PEMG 3
2
HFB_PEMG 1

IN

S1D
7104
LF33CV

100n

+5V-PIP

1681
B3B-PH-K

2033

7101
L7912CV

HEADPHONE_R C8
R-CL_VL-OUT
C2
AUDIO_SW
AUDIO-R

100n

6001

4V9

3139 123 6060.1

HBLANK
DEF_GND
VFB
GND
+33V
STANDBY
+5V_STBY
+130V
GND
PWR_FAIL
GND
+15V

TO LARGE SIGNAL

5011

10u

0102
HEATSINK

1u0

TO PIP

6-H10

TO ACS CONTROL

+12V

19
17
15 GND
14 FBL
13 GND
12 B_OSD
11 GND
10 G_OSD
9 GND
8 R_OSD
7 GND
6 SDA-C
5 H-HOP
4 SCL-C
3 GND
2 RXD
1 TXD

15JL-BT-E
1000

18
16

-22VR

C3,C6

+22V

-8V2
OUT

0103
HEATSINK

6015

SDA_IN 1
SCL_IN 2
GND 3
STATUS_1_PIP-AFT_50-60HZ 4
VFB_PIP 5
HFB_PIP 6
+5V 7
+8V 8
+33VT2 9
GND 10

OUT
COM
GND

+15V

1201
B10B-EH-A

RES

IN

B12B-EH-A
1033

IN

+3.3V

4004
4007

+8V

C6

-22V9

HBLANK

TO LARGE SIGNAL

C8
C2

HBLANK

11V8

+5V-PIP

Y-CVBS_FRONT-IN

C3
C8
C8

OUT

COM
GND 7103
L7812CV

C
C6

STANDBY C8,C7,C6
IRQ
+5V_STBY

4008
4009

17
19

2003

2034

100n

6004

C1

+9V

47K

+5V

BYD33D

3001

3014
2K2

C7
C1

U-SSB
H-SSB
VSYNC-SSB

IN

7102
L7908CV

-12V

9007
9016
SOUND_ENABLE
L-SC2_AV2-IN

C3

OUT

100n

9019

1u0

2024

+3.3V

15V6
IN

+8V

BAS216

6002
S1D

3111 470R

GND-C

+15V

2010

6009

6003

15K

100u

FRAMEDRIVE-

C1

RV
RH
GV
GH
BV
BH

C4
C4
C4
C4
C4
C4

S1D

+5V

1-A11

2005
100n

C3

1 GND
2 +9V
3 GND
4 -8V
5 STANDBY
6 VFB
7 HBLANK
8 DEF_GND
9 RV
10 RH
11 GV
12 GH
13 BV
14 BH
15 GND
16
18

3183

2001

V-SSB
Y-SSB

TXD

+3.3V

C3
C3

RXD

C6

100n

IF-TER
AGC

C1
C1

C6

1u0

C-SC2_SVHS-IN
CVBS-SC2_MON-OUT

1001
15JL-BT-E

GND-C GND-C

9032

2027

2045 1n0

C1
C2

SCL-C

10u

9033

+5V

GND

9017

+5V

B-SC1-IN_U-IN
R-SC1-IN_V-IN

C3
C3

C1,C6

G-SC1-IN_Y-IN

3
O

SDA-C

5001

+9V

C3,C6

C1,C6

Y-CVBS-SC2_AV2-IN

ROW_A ROW_B
1020-A 1020-B
1
2
3
4
5
6
7
8
9
10
11
12
13
14
16
15
18
17
20
19
22
21
24
23
26
25
28
27
30
29
32
31
34
33
36
35
38
37
39
40
41
42
43
44
45
46
47
48
49
50
51
52
54
53
56
55
58
57
59
60
61
62
63
64
65
66
67
68
70
69
72
71
74
73
76
75
77
78
79
80
81 82 82 81
87613-8001

R_OSD

C1

330R

C3

SDA_IN

15u

1200
TPSRD
4M5

3018 1K0

TO PIP

3017

180R

G_OSD

C1,C6

1
I

5009

3010

3039

C3

C6

9031

68p
330R

B_OSD

C1,C6

4010

4015

FBL

C3

11

9030

1K0

2046

C3

C1

120p

3071

SDA-C

3070

0V

10

TO WB/HOP

GND-C

2V3

SCL_IN

2031

560R

1272
B3B-EH-A
CVBS-PIP_
TUN1-2-CVBS-IN 1
GND 2
CVBS_TER_OUT 3

7025
BC847B

0V

7026
BC847B

SCL-C

C3

0V

10K

FBLTXT

3068
330R

3182

C3
C3
C3

2048

C6

RTXT
GTXT
BTXT

8V5

5010
10p

RXD

TO ACS CONTROL

+8V

1u0

C6

3069

TXD

820R

TO SSB

GND10
TXD 9
GND 8
RXD 7
GND 6
RTXT 5
GTXT 4
BTXT 3
GND 2
FBLTXT 1

1950
09JL-BT-E

1043
10FMN-BTRK-A

INTERCONNECTIONS (SSM)

C6

35

10

7.

VFB
IRQ

SSM: Interconnections
1
2

DPTV585 AA

1u0

Circuit Diagrams and PWB Layouts

www.sharatronica.com

10

11

0101 E8
0102 D8
0103 D7
0104 G8
0105 G9
1000 A6
1001 A11
1014 H4
1020-A C4
1020-B C4
1033 H6
1043 A1
1200 C2
1201 F1
1272 C1
1516 F11
1518 D11
1681 G1
1950 A9
2001 E7
2002 H3
2003 E8
2004 D9
2005 C8
2006 B9
2007 C8
2010 E8
2011 D9
2012 H2
2024 D1
2027 C7
2029 H2
2031 B3
2033 E9
2034 E2
2036 A10
2039 C9
2041 A9
2045 C2
2046 B4
2048 B4
2049 A10
2053 G7
2054 G7
2097 G8
2098 G9
3001 E1
3010 B4
3014 E1
3017 B3
3018 C1
3025 G3
3039 B4
3068 A4
3069 A3
3070 B3
3071 B5
3111 D5
3182 C5
3183 C6
4004 F5
4006 D5
4007 F5
4008 D5
4009 D5
4010 C2
4015 B3
5000 A9
5001 A10
5002 F10
5003 F10
5004 F10
5005 G2
5006 G2
5008 H2
5009 B2
5010 B3
5011 C8
6001 E7
6002 C8
6003 C7
6004 E2
6005 F9
6009 D2
6015 F7
6036 D9
7025 B4
7026 A5
7101 E8
7102 C8
7103 C7
7104 G7
7105 G9
9007 D3
9016 D3
9017 D1

9018 D5
9019 D3
9020 F5
9030 B7
9031 B7
9032 B8
9033 B9

9
+5V_STBY

AUDIO AMPLIFIER (SSM)


PWR_FAIL

0V

3716

3715
47K

3707

470p

68K

100R

0V

3731

2774

2773
2u2

2775
2u2

1K0

0V

BC847B
2u2

7708

2776
2u2

100K

7704

BC857B

5V

2778
2u2

BC847B

BC847B

3713

3794

100R

3797

100K

3730
100R

3718

100K

3717

100K

10K

2713

3711

100n

2710

470p

1u0

2705

3727

3789

STANDBY

0V
100K

2735

5K6
2709

7711

0V
7707

3719

1702
BT169B

BC847B

3706

0V

7710
BC847B

BC847B

5V
0V

47K

100K

0V

10K

33K

7701

10u

56K
10K

3701

C6 SOUND_ENABLE

6K8
3703
3704

5V

3708

1K0

3714

47K
3702

7705

5V

5V

4019

3K3

7706

3726

100R

BC857B

0V

3795

47K

3798

11

A
BZX284-C6V8

C6

10
+5V_STBY

47K

36

3799
6702

C7

7.

3796

SSM: Audio Amplifier


1
2

DPTV585 AA

3720

Circuit Diagrams and PWB Layouts

220n

120K
2702

TO CENTER CHANNEL

5716

3732

5701

2K2

2725

220n

3790

2723
220n

2712
1n0

AUDIO-L
50V 1u0

10K
3791
4K7

2704

7
9

0V

10

0V

18

0V
0V

17
19

5V

3V2
5V1
13V5
13V6

25
12
4
22

FEED1
FEED1
FEED2

T1
BOOT1
OUT1

IN1

OUT2
BOOT2
T2

IN2
FEED3
FEED4

11
5
3

0V
9V
0V

23
21
15

0V
9V
0V

33n

2715

2719

3709

2714

1n0

1n0

100R

2777

1
2
3
5

RIGHT
GND
GND
LEFT

2716
2736
330p
3725

10n
3710

22K
2728

22K
2763

330p
NC1

STBY-MUTE
STBY-MUTE

GND
-VCCSIGNSUB
VREG
+5V
-5V
+VCCPOW1 -VCCPOW1
+VCCPOW2 -VCCPOW2

2722

470p

10R

3705

1n0

0V
0V

CURREF
CURREF
OSC

3733

3n3
3792

14
8

1349
26-62-6051

2K2

22p
10K
2783

12V6
2V4

2737
10n

5715

2703
C6

2718

5709

50V 1u0

3n3
3793

7700
TDA7490

5710

AUDIO-R

10K

20

0V

13
1 13V7
16 5V5
2
24

680n

2726

C6

3712

33n

2701

4K7
2782

680n

68u

5702
68u
13V8

3723

3721

5K6

2721

2727

2711

3724

1n0

1n0

100R

5711

5713

1701
MRT

10u

2000mA T

5714

MRT
1700

10u

2000mA T

-V_AUDIO
0110
HEATSINK

3722

220n

+V_AUDIO
2724

470p
68K

100n
2707

220n

2706
100n

2720

220n

2708

56K

Item

51"

60"

2730

2200 uF 16V

2200 uF 25V

2731

2200 uF 16V

2200 uF 25V

7700

TDA7490L

TDA7490

Ref Des

3135_037_11211_01
basic
NOT USED

4019

3135_037_11241_01
core
NOT USED

3135_037_12281_01
999
319802190020

100n

2781

100n

2780

2m2

2m2
2730

2731

2733

220n

2732

220n

5712

RESERVED
not used
NOT USED

H
F_15120_011.eps
020805

3139 123 6060.1

www.sharatronica.com

10

11

0110 F5
1349 D11
1700 F9
1701 F9
1702 C9
2701 D2
2702 C2
2703 D2
2704 E2
2705 C3
2706 F3
2707 F3
2708 F3
2709 C4
2710 C4
2711 F6
2712 C5
2713 C8
2714 D6
2715 D6
2716 D8
2718 D3
2719 D7
2720 F3
2721 F4
2722 E4
2723 C6
2724 G7
2725 C6
2726 E6
2727 F6
2728 E7
2730 G8
2731 G7
2732 G7
2733 G7
2735 B5
2736 D9
2737 D9
2763 E9
2773 B10
2774 B11
2775 B10
2776 B10
2777 D9
2778 B10
2780 G8
2781 G9
2782 D2
2783 D2
3701 B2
3702 B3
3703 C3
3704 C3
3705 E3
3706 B4
3707 C4
3708 B4
3709 D7
3710 D8
3711 C4
3712 D3
3713 B8
3714 B7
3715 A9
3716 A7
3717 C9
3718 C10
3719 B9
3720 B9
3721 F4
3722 F4
3723 F5
3724 F7
3725 D7
3726 B9
3727 C2
3730 B10
3731 B11
3732 C10
3733 D10
3789 C8
3790 D2
3791 E2
3792 D2
3793 D2
3794 B7
3795 B8
3796 C9
3797 B6
3798 B5
3799 A7
4019 B7
5701 C7
5702 E7
5709 E8

5710 E8
5711 F7
5712 G7
5713 F8
5714 F8
5715 E10
5716 C9
6702 A8
7700 D5
7701 B3
7704 B11
7705 B10
7706 B7
7707 B6
7708 B9
7710 B6
7711 B8

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

37

SSM: Headphone Amplifier

C8

HEADPHONE AMPLIFIER (SSM)

11

C8

1604
1606

1
SIN-21T-1.8S(B)

1
SIN-21T-1.8S(B)
GND-C

1607

1605

1
SIN-21T-1.8S(B)

+5V

10

1
SIN-21T-1.8S(B)

1
SIN-21T-1.8S(B)
1609

33K

1
SIN-21T-1.8S(B)

1600
1
SIN-21T-1.8S(B)

2414

1602

1601

1608
3412

1
SIN-21T-1.8S(B)

1603
1
SIN-21T-1.8S(B)

1
SIN-21T-1.8S(B)

100p
8

5V

OUTA

0V

INA_POS

50V 100u

7403
TDA1308

OUTB

GND-C

0V

6052

BAS316
7106
LM317T
IN

OUT

2
9V2

ADJ

1R0

8V
2421
50V 100u

2417

HP_OUT_R

100u 50V

33K

2K7

2108

100n

10K

6n8

3416

10K

2416

3418

470n

C1

2418
3420

2423

+9V

D
2802
220u 16V
1102
B12B-EH-A
+5V_STBY

1 +5V_STBY
2 GND
3 STANDBY
4 GND
5 +15V
6 GND
7 +5V
8 +5V
9 GND
10 GND
11 +9V
12 +9V

STANDBY

C7,C6

+15V

C6

Y-SSB-N

C6

U-SSB-N

Y-SSB-N

C3

U-SSB-N

C3

V-SSB-N

C3

10
11

1610
B5B-EH-A

0V

50V

10u

SUB_WOOF

C2

TXTFBL
BLUTXT
GRNTXT
REDTXT

C3
C3
C3
C3

5 TXTFBL
4 BLUTXT
3 GRNTXT
2 REDTXT
1 GND

3444

100K

3443

470R

3447

2441

TO WB/HOP

BC847B

100K

+9V

F_15120_012.eps
020805

3139 123 6060.1

www.sharatronica.com

TO WB/HOP
7415

0V

+5V

12
13

100K

9003

C6

HSYNC 1
VSYNC 2
GND 3
V-SSB-N 4
GND 5
U-SSB-N 6
GND 7
Y-SSB-N 8
GND 9

1K0

1250
09JL-BT-E

3440

2442

2440

3442

9004

V-SSB-N

220u

10u 50V

AUDIO_SW

9005

VSYNC-SSB

3441

220R
C6

9006

100u

VSYNC-SSB

C6

2141

C6

H-SSB

100u

H-SSB

C6

9008

C6

2140

+12V

TO INPUT BOARD

HEADPHONE_R

+5V
+15V

1-G8

100p

C6

HOP

47u

3
15V

+15V

3139

0V

3K3

5
4
3
2
1

3140

2110

3415

1206
B5B-EH-A

6053

3K3

430R

0V

VSS

100n

3423

2413

GND-C

0106
HEATSINK

1u0

INB_POS

GND-C

2412

9047

BAS316

INB_NEG

9039

9038

C1

2467

50V
0V 6

HP_OUT_L

GND-C

2106

0V 3
100u

GND-C

3138

+5V

INA_NEG

0V 2

6n8

10K

10K

470n

9048

9046

GND-C

2415

HEADPHONE_L

3422

3419

C6

2411

9037

VDD

10

11

0106 C7
1102 D11
1206 C10
1250 F7
1600 B8
1601 A8
1602 A9
1603 B9
1604 A8
1605 A8
1606 A7
1607 A7
1608 A7
1609 B7
1610 F9
2106 D8
2108 D8
2110 D9
2140 F10
2141 F10
2411 B2
2412 C2
2413 C2
2414 B3
2415 C5
2416 D5
2417 D4
2418 D5
2421 D2
2423 D2
2440 F2
2441 G4
2442 F4
2467 B5
2802 D10
3138 D8
3139 D9
3140 C7
3412 A3
3415 C2
3416 D4
3418 D3
3419 C5
3420 D5
3422 B3
3423 C3
3440 F3
3441 F4
3442 F3
3443 G4
3444 G4
3447 G3
6052 C8
6053 D9
7106 C8
7403 C4
7415 G4
9003 F8
9004 E8
9005 E8
9006 E8
9008 E8
9037 B7
9038 B7
9039 B8
9046 B8
9047 B9
9048 B9

Circuit Diagrams and PWB Layouts

Mapping SSM C1-C8 Part 1


1
2

1
C10

DPTV585 AA

7.

38

10

11

12

13

SMALL SIGNAL MODULE (AP)


A

J
E_15000_020.eps
061004

3135 033 3345.7

www.sharatronica.com

10

11

12

13

Circuit Diagrams and PWB Layouts

Mapping SSM C1-C8 Part 2


1
2

1
C11

DPTV585 AA

7.

39

10

11

12

13

SMALL SIGNAL MODULE (AP)


A

J
E_15000_021.eps
061004

3135 033 3345.7

www.sharatronica.com

10

11

12

13

Circuit Diagrams and PWB Layouts

Mapping SSM C1-C8 Part 3


1
2

1
C12

DPTV585 AA

40

Personal Notes:

SMALL SIGNAL MODULE (AP)


A

J
E_15000_022.eps
191004

3135 033 3345.7

7.

E_06532_012.eps
131004

www.sharatronica.com

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

41

Layout SSM (Top Side)

F_15120_013.eps
020805

3139 123 6060.1

www.sharatronica.com

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

42

Layout SSM (Bottom Side)

F_15120_014.eps
020805

3139 123 6060.1

www.sharatronica.com

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

43

CRT Panel: Red

D(R)1

RED CRT PANEL

VCC

RV9

RV10

RV11

RV12

RV13

100mV / div AC
10s / div

100mV / div AC
10s / div

100mV / div AC
10s / div

100mV / div AC
10s / div

RV8

NC

RC+
9

11

5200

I115

100p

3206

1209

1204
SLV 1

DSP

10K

1205

10

DSP

11

1206

12

DSP
1

2208

100u
1u

100p
N/U

BAS21

2211

5202

100R
N/U

3214

8
9

6201

2207

I133

I125

I127

1n

2206

3218

3220

100R
N/U

1n
1n

RV9

I128

680R
220R

1K5

129V

3210

2209

6.2V

I121
F125

2204

-18V

I118

3215
I114

I117

1208
RT-01T

10p

2210

330R

3209

I123

1203
HPS0521

2218

3.3V

1K
100R

BYD33M

GND

3204

3.3V

5203

0u47

2212

0u47

3211
I119

1n

10K

I113
0001
HEATSINK

F106
2215
3226
3227

6200

1n

3224

RV6

VH

1K5

2200

47R

1201
1
I108

OUTM 7 21.5V

CASCODE

2213

1u

2K2

470R

50V / div AC
10s / div

100n

OUT 13

CURRENT
INPUT

2.5V

3225

1V / div AC
10s / div

129V

4 VIN+
4V
2 VIN3.2V

RV4
RV7

7202
BF570
8.1V

50V / div AC
10s / div

I106

2221

OUTC 12

MIRROR
1X
RV13

4V

CASCODE

MIRROR
4X

100p

100n

RV8

1V / div AC
10s / div

1V / div AC
10s / div

I111

VDD

5 IIN
2.2V

7200
BF570

3223

RV7

I107

2203

3203

6K8
6204

2201

100mV / div AC
10s / div

7201
TDA6120Q

10

128V

BAS216

2217

4u7
206V

3202

22K

I103

3213

100mV / div AC
10s / div

1R

I102

RC-

680R

100mV / div AC
10s / div

1V / div AC
10s / div

5201

2p2

75R

3212

-.1V

.5V

2K2

RV6

F102
2219

I112

RV5

3217

F117

11.2V

200mV / div AC
10s / div

6.2V

22R

3201

47n
2214

RV2

RV11

RV3

206V

2224
F104

47n

3200

4V

RV3

1212

-.7V

I104
RV1

3208
100R

RV2

EH-B

RV5

RV1

I105

RV4

13

A
To LSP Panel

N/U
1211
TMPJ02X-A1

EH-S

12

1202

1210

RV3

11

EH-S

To HOP Panel

10

1n

I134

H
I135

3216

100u

10R

2216

1 2 3

.3V

11.6V

F103
8.1V
RV10

F105

1217
EH-B

1207
EH-S

5 5

4 4

2
2

3 3

1
1

NOTES
1. CAPACITANCE VALUES ARE IN FARADS:
m=MILI u=MICRO n=NANO p=PICO f=FEMTO
2. RESISTANCE VALUES ARE IN OHMS:
R=OHM K=KILO M=MEGA G=GIGA T=TERA

RV12

To Green CRT Panel 1217

3. SAFETY TRIANGE REPRESENTS PCEC REPLACEMENT PART ONLY.


4.

FOR VALUE SEE TABLE.

J
E_15000_008.eps
131004

3135 013 3267.4

www.sharatronica.com

10

11

12

13

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

44

CRT Panel: Green

D(G)1

GREEN CRT PANEL

EH-B

206V

6
VDD

CASCODE

MIRROR
4X

2.2V

100mV / div AC
10s / div

100mV / div AC
10s / div

OUTM 7

CURRENT
INPUT

3
6.2V

2203

BYD33M

11

I115

100p

3.3V

1K
I123

330R

1209

1204
SLV 1

DSP

2206

3220

1n

100R
N/U

2209

3218

2204

220R

1K5

10K
I128

680R

8
9

1205

10

DSP

11

1206

12

DSP
1

6201

2207
100u
1u

100p
N/U

BAS21

2211

5202

100R
N/U

3214

I127

2208

1n

I133

I125

129V

3210

GV9

F125

3215
I114

6.2V

I121

10p

100R

2210

3.3V

-18V

I118

3206

3204

GV5

I117

1208
RT-01T

3224
GV6

1203
HPS0521

2218

GND

6200

47R

5203

0u47

2212

0u47

3211
I119

1n

10K

I113
0001
HEATSINK

F106
2215
3226

2K2

3227

2213

1u

2K2

470R

1K5

2200
21.5V

1n

NC

RC+
1

VH

100n

CASCODE

2.5V

1201
1

I106

1n

GV7

GV8

OUT 13

4 VIN+
4V
2 VIN-

GV4

3225

1V / div AC
10s / div

129V

5200

GV13

4V

3209

100mV / div AC
10s / div

I108

2221

OUTC 12

MIRROR
1X

7200
BF570

3223

100mV / div AC
10s / div

50V / div AC
10s / div

I111

100p

6K8

3203

VCC
5 IIN

-.1V

100n

6204

2201

GV13

I107
128V

BAS216

GV12

7201
TDA6120Q

10

3202

22K

I103

3213

GV11

1V / div AC
10s / div

1R

I102

RC-

680R

GV10

50V / div AC
10s / div

5201

2p2

75R

3212

3.2V

GV9

1V / div AC
10s / div

F102
47n
2219

I112

GV8

1V / div AC
10s / div

3217

F117

11.2V

7202
BF570
8.1V

100mV / div AC
10s / div

206V

2217

47n
2214

22R

3201

4u7

2224
F104

GV2

.5V

100mV / div AC
10s / div

1212

-.7V

3200

GV11

GV7

To Red CRT Panel 1202


2

I104
GV1

4V

GV6

200mV / div AC
10s / div

To LSP Panel 1202

N/U
1211
TMPJ02X-A1

3208
100R

GV5

13

I105

GV4

12

1202

EH-S

GV3

11

EH-S

1210

GV3

GV2

GV1

To HOP Panel 1720

10

1n

I134

H
I135

3216

100u

10R

2216

1 2 3

.3V

11.6V

F103
8.1V
GV10

F105

1217
EH-B

1. CAPACITANCE VALUES ARE IN FARADS:


m=MILI u=MICRO n=NANO p=PICO f=FEMTO

5 5

4 4

2
2

3 3

1
1
1207
EH-S

NOTES

To Red CRT Panel 1207

2. RESISTANCE VALUES ARE IN OHMS:


R=OHM K=KILO M=MEGA G=GIGA T=TERA

GV12

To HOP Panel 1701

3. SAFETY TRIANGE REPRESENTS PCEC REPLACEMENT PART ONLY.


4.

FOR VALUE SEE TABLE.

J
E_15000_007.eps
131004

3135 013 3267.4

www.sharatronica.com

10

11

12

13

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

45

CRT Panel: Blue

BLUE CRT PANEL

D(B)1

1
2

206V

4 VIN+
4V
2 VIN-

2203

NC

RC+

50V / div AC
10s / div

100mV / div AC
10s / div

100mV / div AC
10s / div

100mV / div AC
10s / div

11

1K5

1203
HPS0521

100p

3.3V

I117

1208
RT-01T

47R

3206

F125
124.3V
1209

1204
SLV 1

DSP

10K
I128

3220

1n

100R
N/U

2209

3218

2204

2206

680R
220R

1K5

I114

1205

10

DSP

11

1206

12

F
1

6201

2207
1u

100p
N/U

BAS21

2211

5202

100R
N/U

3214

8
9

DSP

100u

I133

I125

I127

2208

1n

BV9

3210

3215

8.1V

6.2V

I121

1n

330R

2210

I123

I118

10p

100R

5203

0u47

2212

0u47

3211
I119

1n

10K

I113
0001
HEATSINK

F106
2215
3226
3227

I115

1K

3.3V

VH

2218

3204

BV6

1201
1

BYD33M

GND

3224

3209

50V / div AC
10s / div

6200

1n

CASCODE

3223

100mV / div AC
10s / div

2200

-18V

2213

1u

2K2

470R

BV13

100n

5200

6K8

3203

BV7

BV8

OUTM 7 21.5V

CURRENT
INPUT

2.5V

2K2

BV12

I106

124V

OUT 13

100p

BV13
BV4

3225

BV11

I108

2221

OUTC 12

MIRROR
1X

4.1V

100n

6204

2201

CASCODE

MIRROR
4X

2.2V

7200
BF570

7202
BF570

1V / div AC
10s / div

BV10

VDD

5 IIN
-.1V

I105

1V / div AC
10s / div

I111

123V

BAS216

VCC

3213

BV9

1V / div AC
10s / div

I107

I103

680R

BV8

7201
TDA6120Q

10

3202

22K

RC-

BV7

BV6

1R

I102

5201

2p2

75R

3212

3.2V

100mV / div AC
10s / div

BV5

F102
2219

I112

BV11

100mV / div AC
10s / div

1V / div AC
10s / div

3217

F117

11.2V

4.1V

200mV / div AC
10s / div

BV4

6.2V

22R

47n
2214

BV2

.5V

206V

2217

4u7

F104

47n

3200

2224

-.6V

3201

I104
BV1

3208
100R

BV3

To Green CRT Panel 1202

1212
2

EH-B
1

BV5

BV2

13

A
To LSP Panel 1202

N/U
1211
TMPJ02X-A1

EH-S

BV1

12

1202

1210

BV3

11

EH-S

To HOP Panel 1720

10

1n

I134

H
I135

3216

100u

10R

2216

1 2 3

.3V

11.6V

F103
8.1V
BV10

F105

1217
EH-B

1. CAPACITANCE VALUES ARE IN FARADS:


m=MILI u=MICRO n=NANO p=PICO f=FEMTO

5 5

4 4

2
2

3 3

1
1

NOTES

To Green CRT Panel 1207

1207
EH-S
BV12

2. RESISTANCE VALUES ARE IN OHMS:


R=OHM K=KILO M=MEGA G=GIGA T=TERA

To HOP Panel 1701

3. SAFETY TRIANGE REPRESENTS PCEC REPLACEMENT PART ONLY.


4.

FOR VALUE SEE TABLE.

J
E_15000_006.eps
131004

3135 013 3267.4

www.sharatronica.com

10

11

12

13

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

46

Mapping CRT Panel: Red, Green, and Blue


Personal Notes:

E_06532_012.eps
131004

E150000_135.eps
191004

www.sharatronica.com

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

47

Layout CRT Panel (Top Side)

Layout CRT Panel (Bottom Side)


0001
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1217
2206
2208
2211
2216
2217
2218
3202
3210
3212
3217
3218
3226
5200
5201
6200
7201
9000

3135 013 3267.4

E_15000_009.eps
061004

A2
C1
B2
B1
B1
C1
C1
B2
B2
B1
A2
A2
B2
B2
B1
C1
A2
B2
B2
C2
C2
B1
A1
B2
B1
A2
B2
B2
C2
A2
B2

2200
2201
2203
2204
2207
2209
2210
2212
2213
2214
2215
2219
2221
2224
3200
3201
3203
3204
3206
3208
3209
3211
3213
3214
3215
3216
3220
3223
3224
3225
3227
5202
5203
6201
6204
7200
7202

3135 013 3267.4

www.sharatronica.com

E_15000_010.eps
061004

B1
A1
A1
B1
B1
A1
A1
B1
B1
B1
B1
A1
B1
B1
A1
A1
A1
A1
B2
A1
A1
B2
A1
B1
A1
B1
A1
A1
A1
A1
A1
B2
B2
B1
A1
A1
A1

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

48

Large Signal Panel


1

LARGE SIGNAL PANEL

E1

12

11

10

13

14

17

16

15

19

18

20

0033

RESERVED

470p

F111

HEATSINK

2390

2323

Iref
I149

4K7

1m

3353

2331

1m

100n

2325

10
9

10u
2318

100n

4K7

1m

3355

8
7
+22V
6

I174

5320

I129

2319

I133

F118

5309

HEATSINK
0047

3
F119
- 35V
100n

10u
1001

4K7

2361

5314

2363

0R22

I138

3357

BY229X-600

3339

F133

68R

470p
HEATSINK
0039

GND_C

FAN

4n7

470p
I147

5306

RESERVED
1

2307

EH-B
3

0R22

1u

10K

2306

3338

I145

6305

F120

5304

+130VS

GND_C
MUR8100E

HEATSINK
0043

4n7

2308

I152

6304

470u

GND_C

2313

15K

3319

GND_C

F139

6317

3308

3309

F140

1
I137

4
- 22V

10u

470p

5324

2322

100n

6307

BY229X-600

2335

22

4K7

3356

21

1m

2321

2304

2320

10n

15K

2312

150K

2315

+35V
2317

0037
HEATSINK

1m

470p

I127

F116

5307

GND_C

GND_C

11

100n

2326

2332

100n

4K7

3354

1m

2366

I123

I150

3318

4K7

1m

3352

2327

2324

3365

3302

220R

3301

220R
2301

2330

1m

2365

BY229X-600

11

+ AUDIO

6306

I124

18

5305

75R

1K

Soft Start & Dmax

EH-B
1516

6310

CURRENT SENSE INPUT

AGND

BYD33D

FOLDBACK INPUT

VCC

Vref

I122
5319

GND_C

I144
1

F141

470u

Dmax & SOFT-START


CONTROL

FOLDBACK

GND_C

8K2

UVLO1

I121

I142

6302

VCC

3321

F142

2339

GND_C

I146

PCB-TAB4.8x0.5
F115

12

1m

PROTECTION

E/A OUT

13

0034
HEATSINK

OVERVOLTAGE

I148

GND_C

CURRENT
SENSE

1n

47K

AMP

FEEDBACK

2311

1K

3317

15K

ERROR

VOLTAGE

14

AGND

5322

- AUDIO

17

1N5062

OVERVOLTAGE
MANAGEMENT

2.5V
I143

GND_C
Vcc

Vref

AGND

I112

20

6303

THERMAL

10u

I119

1N5062

Vovp out
SHUTDOWN

3315

3306
15R

STANDBY

5301

AGND
1

I117

15

GND 4

Reset

(REDUCED FREQUENCY)

5302

I141

BUFFER

Latch

Iref
2353

1506

2364

BY229X-600

390R

R standby
P

I140

330p

12

Set

I139

10u

HEATSINK
0035

19

3310

R standby
F

OUTPUT

7301
STW13NB60
2
1

10K

15

GND_C

5303

OSCILLATOR Vosc

100K

3305

220p

GND_C

BC547B
7300

10R

AGND

F114

14

0032
MECHPART

470p

680p

10

I136

13

3345

AGND

5316

6316

I115

16

3303

2305

GND_C

F106

12

10

GND_C

8K2

2310

Vc

3320

Sync
C
T

GND_C

I134

Vosc prot

11

Vdem out
Iref

5300
US54107

1N4148
3304

MANAGEMENT

5323

AGND

AGND

I125

Vref
UVLO1
SUPPLY &
REFERENCE
enable INITIALIZATION BLOCK
BLOCK

I172

5313

470p

BC547B
6313

18V

Iref

STANDBY
1-L17

I128

7309

+5VSTDBY

3312

82K

3314

I135

Vref

Vcc

DEMAGNETICATION

3311
4R7

16

Vdem in

F107

100n

I171

HEATSINK
0045

BYV95C

GND_C

I132

Rref
8

82p

10K

7302
MC44603A

2309

GND_C

I130

2346

3313

100u

6309

I173

3343

GND_C

F117

6301

2391
2n2

AGND

1m

HEATSINK

2362

2303

4R7

2349

2302

470p

I120

15K

1305
G5PA-1-5VDC

3307

3344

VCC
47u

GND_C

2n2

GND_C
470p

1m

470u

2300

470u

I118

1u

9001

10u

BY229X-600

5321

F113

5317

2329

22K

2354

3316

I170

I116

1500

I169

5318

0041

I163

3300

I168

2316

I114

5315

BY229X-600

F108
I113

VH

2338

W8051

5A0
5HT

1u
220R

1300

470u

2337

I111

6308

5308

I110

I166

I165

5330

1m

2n2

I164

5312

BY229X-600
I154

5310

470p
1

2350
I151

6315

3351

I153

GND_C

150R

F121

5311

+130VHV

3329

330R

I891

6314

470u

+130VS

2314

MUR8100E

BY229X-600

I156

1u

1518
EH-B

6318

2370

HEATSINK

BYV95C

0213
I890

I157

100p

VCC

3267

150R

9000

100R

3328

2328

+15V

HBLANK
F125

9211

5240

2270

3358

100n

2371

2n2

18K

3360

7305
TL431

I191

6K8

I898

I190

F128
+5VSTDBY

3362

I893

TR 2

2277

I896

1-C10

5336
10u

F135
100n

2372

4K7

3361

2276

2336

1N4148

6320
3291
100R

6321

3363

3K3

100n

5241

2269

2n2
6211

9K1

1
I894

7
8
9
10
11

F131
+15V
1N4148

3322

GND

PWR FAIL

270R

OUT 3
470R

3280
3281

FF

I162

RES 4

BAT254

7 DISC

2267

10n

47K

3286

2K7

3323

F132

F129

+130VS

100R

10u

COMP

2271

6213

CTRL 5

COMP

3277

100n
9210

I892

4
5

F127

10K
STANDBY

470p

3294

3347

68K

I189

2-C2

2278

3K3

HOUT

I897

6212

3-K2,2-F2

F134
VSCAN

BZX284-C15

2334

4n7

I161

I889

100p

I895

2-N19

3359

2
3

VBLANK
I192
MTP6P20E
7213

BYV28-200/20

2n2

2333

7304

47K

2-C20

8
VCC

6 THR

TL431

7214
NE555D

3325

DEFGND

1 2 3

10K

I160

3350

100R

I188
3327

I159

47K

I158

3285

100u

3324

2268

47K

7303
CQY80NG

4K7

3326

100K

2-D20
5

12

F136

2279
F137

100n

N
PROTECT
2-L2

RESERVED

NOTES

1. CAPACITANCE VALUES ARE IN FARADS:


m=MILI u=MICRO n=NANO p=PICO f=FEMTO
2. RESISTANCE VALUES ARE IN OHMS:
R=OHM K=KILO M=MEGA G=GIGA T=TERA

HDR2K3 LSB

3. SAFETY TRIANGE REPRESENTS PCEC REPLACEMENT PART ONLY.


4.

FOR VALUE SEE TABLE.

3135 033 33411 01


F_15120_016.eps
020805

3135 033 3341.1


1

10

11

12

www.sharatronica.com

13

14

15

16

17

18

19

20

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

49

Large Signal Panel


1
A

E2

10

12

11

13

LARGE SIGNAL PANEL

15

14

17

16

18

20

19
1000

0085
I810

HEATSINK

2805

E2

HEATSINK

470p
F800

FILAMENT

I811

3801

1801

I812

6801

NEG-HORIZ-PULSE
T2A

2-N2

BY229X-200

MRT

470u

2804

100n

2806

0R68

I814

6803

B
9203

2808

470p

1820

I822

22u

6802
2802

10

3810

3817

F802

0081
MECHPART

BYV95C

1R

0180

I825

HEATSINK

6804

470p

47u

10R

47u

I813

12

7801
13

BU2520AF
1 2 3

3840

BYV27-200

MRT

BAS216

5803

2200u

47R

3807

3808

470R

BYD33J

6807

8n2

2818

6809

-13V
F805

T1A

430n

90u

22n

2819

47u

1805

I845
DYN-FOCUS-LOW
3-C2

2820
2850

I852

4u7

6821

47K

6827

470p

2847

100R

7802
2SK2232

I844

2833

I848

6806

2816

5804
5u1

2-B20

470p

10u

I843

3823

2832

18K

BYM357DX

+30V_CLAMP

BYV27-200

LM393D
7

100K

2834

470p

I854

3832
I849

7803-B

3825

1n
2831

1K5

3824

27K

I837

6832

BZX284-C15

47u

2810

3826

10n

2K2

3836

2846

330p

470R

150R

3833

47R

+13V

I834

2814

2815

I836

6810

3866

I838

I841

3835

I835

6813

I840

BZX284-C10

I842

3834

6805

5810

+15V

HOUT
3-K2,1-M4

F804

T1A
MRT

BYV27-200

1R

7807
BSN304

1804
470p

3838

1-K19
I828

1m

4R7

2811

16

6808

100n

1K
1

HBLANK

F803

3802

2812

3809

560p

100n

2836

2835

4K7

2821

1m

I833

1m5

DEFGND
1-K19

I830

15

5805

3839

I832

14

2817

I827

5811

+130VS

5808
UD15201

BAS216

4K7

2813

BAS216

2801

5801
US40104

I818

2803

1R

47u

3803

5802
1-L14

2-F11

1R

2807

VSCAN

+30V_CLAMP

3816

BY229X-200

BZX79-C4V7

2-M11

I847

510n

DYN-FOCUS-HIGH
I850

3829

3-D2
DM-INPUT
3-L19

3822

5807

1R0

2m2

1n

3-N2

F806
VERT-PARABOLA
3-F2

3827

6812

6816

HOT-COLLECTOR

2829

BZX284-C10

6825

4K7

3837

68K

1K
HVG-ON
3-K19

6830

22n

2830

BAS216

BZX79-C68

BZX79-C68

0082
HEATSINK

-13V

+15V

I857

2n2

2823

3814

3805
6811

220R
100n

FILAMENT

3819

3818

470n

2-A2

470R

1R5

2828

100n

BYV27-200

EH-B

G1

1503
1
2
I876

200V

-13V

3806

USA BASIC 16:9

313503710981
NOT USED

313503710991
NOT USED

1102

NOT USED

NOT USED

NOT USED

NOT USED

2816

NOT USED

NOT USED

NOT USED

NOT USED

3820

319801211080
1R0

319801211580
31980121
1R5

319801211080
1R0

319801211580
31980121
1R5

5802

242253595282
47u
NOT USED

242253595282
47u
NOT USED

242253595282
47u
NOT USED

242253595282
47u
NOT USED

220R

1R0

I881

15K

+13V

6826

3815

BZX79-C18

2K7

USA CORE 4:3


313503711001
NOT USED

F809
1-K19

2K2

VPULSE

USA CORE 16:9


313503711011
NOT USED

VBLANK
3865

3-L2
NOT_USED
242202512479
EH-B
242202512479
EH-B
222247990022
430n
319801211080
1R0

HDR2K3 LSB

NOT USED

3135 033 33411 01

319803690010

F_15120_017.eps
020805

3135 033 3341.1


1

LV

3864

10K

3861

BAS216

6823

10n

USA BASIC 4:3


Ref Des
1002

9203

2826

2827

EH-B

1K87

1202

4n7

3
I878

-200V

LV

100u

100R

2825

3811

3-K2

RESERVED

1u

2842

1K87

6831

10K

BAS216

3857
10u

1102

VDOB

I869

3821

7810

1502
1

BC847B
2841

2n2

3862

I884

3847
100K

BYV95C

27K

3848
F808

2840

1R

6822

15K

I880

I875

3820

47K

3860
15K

I860

3858

2822

6819

2K2

3849

BZX284-C10

6828

100n

2843

6815

I877

3804

FLYB

VSUPO

LV

220R

1R5

5809

7814

BZX79-C18

9818

3859

3846

4K7

BC857B

4K7

47u

M
I882

BZX284-C10

EH-B
I874

+15V

NEG-HORIZ-PULSE
2-A20

330R

BC847B

3856

1002

6829

BAS216

22K

3845

1n

2839

1n

7813

BC847B

22K
2838

BAS216

10K

3842

7809

I867

100R

I868

I871

3844
PROTECT
1-N20

7812

6820

I862

3855

2844

3852

BF423
2K2

10K

3854

3841

I866

3843

I864

BAS216

BAS216

VSUP
2

10K

1u

6818

3853

BZX284-C10

1K

100R

I861

6817

3868

1501

GENERATOR
FLYBACK

100R
2824

7906

3-K2

OUT

1 IN-

3813

I859

PROTECTION
THERMAL

AMPLIFIER
POWER

I873

3812

4n7

VDOA

+15V

3867

7808

GND

3851

47K

3850

1K
6814

2837

I865

+15V

100n
BC847B

BC847B

7 IN+
2845

I858

470K

6824

BZX284-C10

+15V

TDA8177
7811

4
1

10

11

12

www.sharatronica.com

13

14

15

16

17

18

19

20

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

50

Large Signal Panel


7

11

10

LARGE SIGNAL PANEL


1504

F900

DSP

DRIVER & CONTROL

VAUX
ABL RTN VAUXGND

OVP ON /
TEST OFF GND VB+

+130VHV

MT

10

I912

5902
47u

NC NC

1
100R

20

19

E3

TRANSFORMER
NC

1900

DYN FOCUS

18

17

I910

3K3

16

I914

3902

15

14

R
G
B
VFOC EHT EHT EHT

5904
HVG
LV

13

11

12

13

47u

E3

12

14
1901

3907

2917

1
I915

TEST

I918

100n

2-G19

8
5901

2922
100p

I917
3908

I920

I919

3901

I921

6917

F902

DYN-FOCUS-HIGH

I923

4u7

1n

2919

+330V

2920

BYV27-400

22R

3909

2n2

100R

2902

-200V
2901

1K5

I916

2-F19
DYN-FOCUS-LOW
1 W8073 4

EH-B

2924

3903

6916

F903

2n2

BYV27-600
2918

I924

7901

6915

+130VS

BYV27-600

+15V

100p

+330V
2925

330K

100p
I925

1510
EH-B

BAS216

F904

11
I941

12

BC857B

3920

6912

120K

BAS216

7905

6913

I935

6914

22K

BAS216

3919

2905

3917

F939

J
7904

DPC

2-J13

2915

100n

3918

680R

3906

HVG-ON

1K

3931

1n

2906

1K

BC847B

VDOA

6K8

10u

2912

10R

3916

100n
F938

10

HFP

+15V

100n

10K

2916

3929

2914

2921

120K

I936

100n

SCO

RESERVE

-13V

F937

HDR

47K
4R7

F936

5
6

EHT
FLASH

DAG

3937

F935

10R

10u

F942

F941

3924

47u

EWO

F934

3936

2911

VERT

F933

6905

2
VERT

1505
1

I932
1

BZX79-C3V9

ABL

1K5

I930

5903

100n

3923
470R

1K
8K2

6904
BAS216

3912

1N4148

6903
BZX79-C4V7

I931

6909

7903

PCB-TAB4.8x0.5

3914

2913

BC327-25

3910

2K7

BAS216

27K

33n

10n

3900

3905

2910

3913

I929

6908

22K

4u7

2904

2-H19

56K

VERT-PARABOLA

3911

I928

3904

2K2

I927

3915

2903

6901

BAS216

BF487

2-H19

VDOB
+15V

2-L13
HOUT
2-F2,1-M4

2926
6902

I949

100n

6919

BAT254

10K

3922

1K

3925

10R

3933

3930

10K
100R

BZX79-C18

2927
DM-INPUT

4n7

2-O19

3921
470K

3928

VPULSE

2-G19

3926
+15V
I956

220K
3927

3935

2M2

2M2

I957

7902

-200V

18K

3932

BC847B

I958

I954

2908

USA BASIC 4:3

I955

3934

HOT-COLLECTOR

3940

100K

6906

BZX79-C8V2

4n7

2907

6910

4K7

220p

BAT85

2-G19

USA BASIC 16:9

USA CORE 4:3

USA CORE 16:9

Ref Des
1505

313503710981
NOT USED

313503710991
NOT USED

313503711001
NOT USED

313503711011
NOT USED

5903

NOT USED

NOT USED

NOT USED

NOT USED

NOT_USED
242201518552
PCB-TAB4.8x0.5
319801890020

HDR2K3 LSB

3135 033 33411 01

P
F_15120_018.eps
020805

3135 033 3341.1


1

10

11

12

www.sharatronica.com

13

14

15

16

17

18

19

20

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

51

LSP: Diversity Tables


1
A

E4

Personal Notes:

DIVERSITY TABLES

SHEET 1

USA BASIC 4:3

USA BASIC 16:9

USA CORE 4:3

USA CORE 16:9

Ref Des
0213

313503710981
NOT USED

313503710991
NOT USED

313503711001
NOT USED

313503711011
NOT USED

1001

NOT USED

NOT USED

NOT USED

NOT USED

2267

NOT USED

NOT USED

NOT USED

NOT USED

2268

NOT USED

NOT USED

NOT USED

NOT USED

2269

NOT USED

NOT USED

NOT USED

NOT USED

2270

NOT USED

NOT USED

NOT USED

NOT USED

2271

NOT USED

NOT USED

NOT USED

NOT USED

NOT_USED
313501104201
HEATSINK
241202000725
EH-B
319801701030
10n
319802531010
100u
202031090057
2n2
319802321040
100n
319801601010
100p
222236585104
100n
319801952220
2n2
202055890555
470p
222236585104
100n
202002490682
470u
319801912220
2n2
202002490562
470u
319802644710
470u
202055490173
2n2

2276

NOT USED

NOT USED

NOT USED

NOT USED

2277

NOT USED

NOT USED

NOT USED

NOT USED

2278

NOT USED

NOT USED

NOT USED

NOT USED

2279

NOT USED

NOT USED

NOT USED

NOT USED

2300

NOT USED

NOT USED

NOT USED

NOT USED

2333

NOT USED

NOT USED

NOT USED

NOT USED

2337

NOT USED

NOT USED

NOT USED

NOT USED

2339

NOT USED

NOT USED

NOT USED

NOT USED

2391

NOT USED

NOT USED

NOT USED

NOT USED

3267

NOT USED

NOT USED

NOT USED

NOT USED

3277

NOT USED

NOT USED

NOT USED

NOT USED

3280

NOT USED

NOT USED

NOT USED

NOT USED

3281

NOT USED

NOT USED

NOT USED

NOT USED

3285

NOT USED

NOT USED

NOT USED

NOT USED

3286

NOT USED

NOT USED

NOT USED

NOT USED

3291

NOT USED

NOT USED

NOT USED

NOT USED

3294

NOT USED

NOT USED

NOT USED

NOT USED

3320

NOT USED

NOT USED

NOT USED

NOT USED

3321

NOT USED

NOT USED

NOT USED

NOT USED

3338

NOT USED

NOT USED

NOT USED

NOT USED

3339

NOT USED

NOT USED

NOT USED

NOT USED

5240

NOT USED

NOT USED

NOT USED

NOT USED

319801211510
150R
319802151030
10K
232273469102
9K1
319802152710
270R
319802154730
47K
319802154730
47K
319802151010
100R
319801103320
3K3
319801108220
8K2
319801108220
8K2
319802151030
10K
232225141689
68R
319801890020

5241

NOT USED

NOT USED

NOT USED

NOT USED

319801890020

5300
6211

242253102507
US54107
NOT USED

242253102507
US54107
NOT USED

242253102508
US54108
NOT USED

242253102508
US54108
NOT USED

6212

NOT USED

NOT USED

NOT USED

NOT USED

6213

NOT USED

NOT USED

NOT USED

NOT USED

6305

NOT USED

NOT USED

NOT USED

NOT USED

6315

NOT USED

NOT USED

NOT USED

NOT USED

7213

NOT USED

NOT USED

NOT USED

NOT USED

7214

NOT USED

NOT USED

NOT USED

NOT USED

9001
9210
9211

NOT USED
NOT USED
NOT USED

NOT USED
NOT USED
NOT USED

NOT USED
NOT USED
NOT USED

NOT USED
NOT USED
NOT USED

242253102507
US54107
934039300115
BAT254
933910440112
BYV28-200/20
934038720115
BZX284-C15
933940500687
MUR8100E
933940500687
MUR8100E
932209027687
MTP6P20E
933656110623
NE555D
319803690010
319803690010
319803690010

L
B
A
S
I
C
1
6
b
y
9

M
313503710981
313503710991
313503711001
313503711011
NOT_USED

B
A
S
I
C
4
b
y
3

C
O
R
E
1
6
b
y
9

C
O
R
E
4
b
y
3

R
E
S
E
R
V
E
D

X
X
X
X
X

P
P
F_15120_019.eps
020805

3135 033 3341.1


1

www.sharatronica.com

E_06532_012.eps
131004

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

52

Layout Large Signal Panel (Top Side)

F_15120_020.eps
020805

3135 033 3341.1

www.sharatronica.com

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

53

Layout Large Signal Panel (Bottom Side)

F_15120_021.eps
020805

3135 033 3341.1

www.sharatronica.com

Circuit Diagrams and PWB Layouts

Side Jack Panel


1

7.

54

10

11

Side Jack Panel


F015

Ref Des
1002

3135_037_05461
242202604926
YKF51-5347

3135_037_10581
242202604926
YKF51-5347

1007

242202604747
YKB21
241202000725
B3B-EH-A

242202604747
YKB21
241202000725
B3B-EH-A

2000

223891019854

223891019854

223891019854

2008

220n
NOT USED

220n
NOT USED

220n
NOT USED

2009

NOT USED

NOT USED

3000

319802157590

3001

1K0

223891019854

NOT USED

NOT USED

220n
NOT USED

NOT USED

319801706820

NOT USED

NOT USED

NOT USED

6n8
319801706820

319802157590

319802157590

319802157590

NOT USED

6n8
NOT USED

75R
319802157590

75R
319802157590

75R
319802157590

75R
319802157590

NOT USED

NOT USED

3019

75R
319802151090

75R
319802151090

75R
NOT USED

75R
319802151090

NOT USED

NOT USED

3020

10R
319802151090

10R
319802151090

NOT USED

10R
319802151090

NOT USED

NOT USED

3023

10R
319802151090

10R
319802151090

NOT USED

10R
319802151090

NOT USED

NOT USED

3026

10R
NOT USED

10R
NOT USED

NOT USED

10R
NOT USED

NOT USED

319802151030

3027

NOT USED

NOT USED

NOT USED

NOT USED

NOT USED

10K
319802151030

3028

319802151090

319802151090

NOT USED

319802151090

NOT USED

10K
NOT USED

3029

10R
319802153920

10R
319802153920

NOT USED

10R
NOT USED

319802153920

NOT USED

3030

3K9
319802151820

3K9
319802151820

319802151820

3K9
319802151820

NOT USED

1K8

1K8

1K8

22K

1337
1
2
0-106451-1

22K

3009

NOT USED
NOT USED
NOT USED
934038640115
BZX284-C6V8

NOT USED
NOT USED
NOT USED
934038640115
BZX284-C6V8

NOT USED
NOT USED
NOT USED
934038640115
BZX284-C6V8

6001

934038640115
BZX284-C6V8

934038640115
BZX284-C6V8

934038640115
BZX284-C6V8

6002

934038640115
BZX284-C6V8

934038640115
BZX284-C6V8

934038640115
BZX284-C6V8

6004

934038640115
BZX284-C6V8

934038640115
BZX284-C6V8

6010

934038640115
BZX284-C6V8

934038640115
BZX284-C6V8

3
7

2. RESISTANCE VALUES ARE IN OHMS:


R=OHM K=KILO M=MEGA G=GIGA T=TERA

3135_037_05461
3135_037_10581
3135_037_11961
3135_037_12131
3135_037_12321
RESERVED

NOT USED

934038640115
BZX284-C6V8

934038640115
BZX284-C6V8

NOT USED

NOT USED

NOT USED

934038640115
BZX284-C6V8

NOT USED

NOT USED

934038640115
BZX284-C6V8

934038640115
BZX284-C6V8

NOT USED

934038640115
BZX284-C6V8

NOT USED

NOT USED

6012

934038640115
BZX284-C6V8

934038640115
BZX284-C6V8

NOT USED

934038640115
BZX284-C6V8

NOT USED

NOT USED

6013

934038640115
BZX284-C6V8

934038640115
BZX284-C6V8

NOT USED

934038640115
BZX284-C6V8

NOT USED

NOT USED

10R

F021
F020

3019
10R

3020

10R

F023

N
O
T
_
U
S
E
D

6010

10K

6n8

3026

2008
NOTES
1. CAPACITANCE VALUES ARE IN FARADS:
m=MILI u=MICRO n=NANO p=PICO f=FEMTO

M
X
9
9
9

NOT USED

NOT USED

6011

I021

I
H
D
T
V
_
2
K
4

NOT USED

934038640115
BZX284-C6V8

3028

F
H
D
R
2
K
3
_
E
M
G

934038640115
BZX284-C6V8

10R

4002

4
2

H
D
R
2
K
2

NOT USED
NOT USED
NOT USED
NOT USED

3023

5
1007
YKB21

A
1
0
P
T
V

319802190020
319802190020
319802190020
NOT USED

I022

BZX284-C6V8 BZX284-C6V8

3006

330p
330p

3K9

BZX284-C6V8

6009

I016

3029

2006

6008
I015

BZX284-C6V8

R_FRNT

F012

4000
4001
4002
6000

6012

7
9
8

1
2
3

B3B-EH-A
1344

F
F022

X
X

X
X
X
X

3. SAFETY TRIANGLE REPRESENTS PCEC REPLACEMENT PART ONLY.


4.

FOR VALUE SEE TABLE.

F_15020_018.eps
020305

3141 083 3008.1

1K8

10K

RED

319802157590
31980215
75R
NOT USED
NOT USED
NOT USED
934038640115
BZX284-C6V8

6013

1001-3
YKC21-5617

2002

BZX284-C6V8

6007

BZX284-C6V8

6006
I004

B10B-EH-A

RESERVED
NOT USED
NOT USED

F019

3007

L_FRNT

F011

75R

3001
6001

75R

3000

1K0

2005

4
6
5

F018

3005

3135_037_12321
NOT USED

NOT USED

6n8

WHITE

1001-2
YKC21-5617

1
2
3
4
5
6
7
8
9
10

242202604747
YKB21
241202000725
B3B-EH-A

3027

6005

I003

F017

NOT USED
NOT USED

2009

Y_CVBS_FRNT

1335

330p

1001-1
YKC21-5617

6003

4000

F010

TO SSM

I009

2001

YELLOW

I008

F016

BZX284-C6V8

BZX284-C6V8

1
2

BZX284-C6V8 BZX284-C6V8

1K8

I023
6004

I000

6002

3030

75R

I002

4001

BZX284-C6V8

6000
6

BZX284-C6V8

YKF51-5347

220n

3135_037_12131
242202604926
YKF51-5347

NOT USED

BZX284-C6V8 BZX284-C6V8

Y_FRNT_SVHS

1002

2000

C_FRNT_SVHS

330p

11

F014

3002

10

3135_037_11961
242202604926
YKF51-5347

NOT USED

1344

6011

G1

DPTV585 AA

www.sharatronica.com

10

11

1001-1 B2
1001-2 C2
1001-3 D2
1002 A2
1007 E6
1335 B7
1337 E2
1344 F10
2000 A5
2001 C5
2002 D3
2005 C5
2006 E3
2008 F8
2009 F9
3000 A3
3001 A5
3002 B3
3005 B5
3006 D4
3007 C5
3009 E4
3019 E7
3020 F7
3023 E7
3026 F8
3027 F9
3028 E7
3029 E6
3030 B3
4000 B1
4001 A2
4002 E7
6000 A3
6001 A4
6002 B3
6003 B3
6004 B4
6005 C3
6006 D3
6007 D3
6008 E3
6009 E3
6010 F8
6011 F8
6012 E9
6013 F9
F010 B2
F011 C2
F012 E2
F014 A3
F015 A6
F016 A6
F017 B6
F018 B6
F019 C6
F020 F7
F021 E7
F022 F10
F023 E10
I000 B2
I002 A3
I003 C3
I004 D3
I008 A6
I009 B6
I015 E3
I016 E6
I021 F8
I022 F9
I023 B4

Circuit Diagrams and PWB Layouts

Mapping Side Jack Panel G1


1
2

G2

DPTV585 AA

7.

55

Personal Notes:

A10PTV SIDE JACK PANEL


A

J
E_15000_033.eps
191004

3135 033 3217.4

E_06532_012.eps
131004

www.sharatronica.com

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

56

Layout Side Jack Panel (Top Side)

Layout Side Jack Panel (Bottom Side)


1001
1002
1007
1335
1337
1344
9000
9001
9002

3141 083 3008.1

2000
2001
2002
2005
2006
2008
2009
3000
3001
3002
3005
3006
3007
3009
3019
3020
3023
3026
3027
3028
3029
3030
4000
4001
4002
6000
6001
6002
6003
6004
6005
6006
6007
6008
6009
6010
6011
6012
6013

B1
A1
C1
B1
C1
C1
A1
B1
A1

F_15020_019.eps
100305

3141 083 3008.1

www.sharatronica.com

F_15020_020.eps
100305

A1
B1
B1
B1
B1
C1
C1
B1
A1
B1
B1
B1
B1
B1
C1
C1
C1
C1
C1
C1
C1
A1
A1
A1
C1
A1
A1
A1
A1
A1
B1
B1
B1
B1
B1
B1
C1
C1
C1

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

57

ACS Module
5

10u

2055

100n

2054

1u0

2007

3049
3064

100R

7033

10u

2053

100n

2052

2041

2033

100n

203 2

100 n

203 5

100 n
2012

100n

100 n

202 8
100n

2031

203 0

100 n
2015

100n

100 n

2013
100n

203 4

2029

100n

100 n

100R

10p

3058

2044

3085

100R

10p

100R

10

VBL K

75

MLIN

14

14

DNBH

45
3035

FOCR
REFC

58

OGAH

57

REFN

54

POUT

77

PORA

80

PORB

79

PORC

78

VIDR

16

3075

BAND GAP ADJUST


F754

1005

100R

10K

10u
100R

2047

100R

10p

3068

2046

3089

10p

100R

3034
1K 0

+9V
100R
3070
3069
10K

7005-2
LM833D
3071

41

30

29

76

15

56

GV

F009

330R

17

3072

7034

BC847B

VIDB

53
7005-1
LM833D

5K 6

-8V

100R

3055
10K

7029
BC847 B

L
3057

3088
-8V

100R

3054

33K

3041

3043

5K 6
7038

F010

330R
4

304 2

BC857B
304 5

GH

3056

1
2

3040

10K
NOT USED

3053

2043

100R

10p

7035

220R

BC847B

100R

304 4
10K

BAS216

3-B 8
RED_ST

3-F8

3-D 8
GRN_ST

1. CAPACITANCE VALUES ARE IN FARADS:


m=MILI u=MICRO n=NANO p=PICO f=FEMTO
2. RESISTANCE VALUES ARE IN OHMS:
R=OHM K=KILO M=MEGA G=GIGA T=TERA

EEPROM
M24128-MN6
F
16Kx8

BLUE_ST

3-H 8

3-I8,2-J13

NOTES

OPT T

932211746668

2-C 3

NOT USED

TBU2

NOT USED

BLANK_ST

NOT USED

319802151030
10K

2-C 3

NOT USED

3135_037_11391_01
2K3 NAFTA Auto Conv
FN6
NOT USED

RESERVED
FN0

NOT USED

3135_037_11381_01
2K3 NAFTA Manual
Conv FN5
NOT USED

2-C 3

7001

3135_037_10251_01
NAFTA Auto Conv FN1

TBU1

3045

TBU0

100p

6006

2005

2-N13

3135_037_10241_01
NAFTA Manual Conv
FN2
NOT USED

3. SAFETY TRIANGLE REPRESENTS PCEC REPLACEMENT PART ONLY.


4.

FOR VALUE SEE TABLE.

AUTO CONVERGENCE
F_15120_022.eps
020805

3135 013 3233.8


1

220R

18

4K 7

F774

100R

6
VIDG

7031
BC847B

3073

H
220R

-8V
3074

10K

55

OGAV

1K 2

3091

F008

3077

3036

68

VIDEO
PATTERN
GEN.

43

BH

330R
4

10K

23

2051

VCCB

VCCC

VCCF

VCCD

VCCG

VCCJ

VCCH

VCCK

VCCA

BANDGAP

1K 2

1K 2

3090

120p

3076

+5V

17

100n

2050
7003-1
LM833D

69

220R

3084

DAC
TIMING
GRI D

20

46

3062

BC847B

67

48

DABH

F007

7030

TIMEBASE

59

DNGH

FOCS

IREF

OPTI

51
49

011111h

OPTT

DNRH
DAGH

BV

3061
330R

10u

TBU7

10u

33

52

2059

TBU6

DARH

7003-2
LM833D
7

10u

34

SYS
CLK
SYSTEM
RESET
VSYNC

VERT.
FILTER

14

2049

TBU5

100n

35

60

10K

2057

TBU4

61

DNBV

3060

100n

TBU3

36

DABV

3059
100R

2048

37

63

2058

TBU2

DNGV

100n

38

+9V

2056

TBU1

64

120p

TBU0

39

DAGV

2027

40

65

3030

3005

220R
BC847B

2045

66

PORT
INTERF.

TES T

14

HOR.
FILTER

LOOP

120p

100R

3063

DARV

A
FOCUS
PROC.
FOCUS

GNDI

REST

START
LOGI C

Ref Des

3086
-8V

DNRV

GNDQ

13
11

VERT
FILTER

GNDP

SYNV

DAC ENABLE

GNDN

28

14

GAIN/
OFFSET

1K5

ON_OFF

3067

SYNC_V

2026

2024

ECLK

GNDA

2K2

BC847B
4K 7

RV
RH
GV
GH
BV
BH

SYNH

14

47

3092

702 7

5K 6
F117

27

400 KHz
I2 C
OSC.
PLL

120p

2025

1K 5

3032

5K 6

3024

3029

F11 6

FILT

72

BC857B
7028

3031
VBLNK
HBLNK

FLT2

24

74

+3.3V

10u 16V

2003

100n

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16

2006

1001
S15B-JL-R

3033

1K 5
-8V

10n

F114

2017

3025

F006

50

BLUE
MEM

I C
MASTER

GNDM

10n

2002

120p

1n5

2018

4K 7

3028

120p

2023

2021

15K

3022

SYNC_H

BC847B

10u 16V

100n

2004

2001

+9V

702 5

2K 2

10n

7026

2020

F112

BC857B

25

62

14

GNDJ

3026

1n5

2019

120p

2K 2

2022

3027

+3.3V

15K

3023

3-E 2

OSCL
GRE S

70

INTERPOLATION

GNDK

F728

21

19

26

GREEN
MEM

SCL M

22

44

GNDL

F727

3-I8,2-H2

ADS0
SDAM

MEM
CTRL

GNDH

10K

2-H2,2-N13

71
1

2
I C
SLAVE

GNDG

3021

+3.3V
4K7

SCL S

42

RED
MEM

GNDF

82K

31

PARALLEL
2
I C BUS

10K

3020

SDAI

+3.3V
301 3

6
VCCL

VCCQ
3015

10K

4K 7

3014

7023

BC857B
7024

3016

33p

2016

+3.3V

BC847B

Reset_S T

RH

3066
330R

3065

PLL
LOGI C

F70 9

3012

SDAO

32

MEMORY
REGISTER
BUS

F708

73

GNDC

F707

10K

3-J2,2-H13

12

BUS EXPANDER

7021

SYNC_V

100 n

VCCN

BC847 B

VCCM

10K

BC847B

BC857 B

3-J2,2-H13

SYNC_ H

3052
220R

700 2
STV2050 A

GNDD

7022

7020

7004-1
LM833D
1

10K

GNDB

17

F005

7032

1
2

330R

5006
3010
+3.3V

SCL_B

3051

+3.3 V

BLANK

3-H11

SDA_B

RV

3-F11

7004-2
LM833D
7

3048

3-D11

1004
B2B-EH- A

1K 0

1
2
3

3-C11

+5V

BC847B

SDA

8
5

100R

2009

SCL

100R

3050

+3.3V

10u 16V
201 4

+9V

COM

3082
7037

NC

3087

10p

F004
2

OUT

2042

10K

204 0

SCL_ C
HORIZ_SYNC
SDA_C

3-K2,2-G13
2-K13
3-K2,2-G13

F10 6

IN

5005

F10 2

F104

SCL_A_Tx d
SDA_A_Rx d

3-G 5
3-G5

20

3083

BC847 B

EEPROM
16Kx 8
WC

F101

19

+5V

100 R

1K 0

F00 1

OUT
COM
2

10u

3081

1K 0

3011

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16

GND

10K

308 0

IN

390n

100 0
S15B-JL-R

+5V

+5V
NOT USED
700 1
M24128-MN6

18

H1

7006
LD1117DT33 C

7036
BC847B

F70 0

1003

BAS216
+3.3V

F00 3

WRITE PROTECT

SDA

F002

2011

10K

600 0

1002

100 n

SCL

+9V

3079

201 0

NC

17

700 7
L78M05CDT

4001

WC

1
2
3

16

15

6001

4000

14

BAS216

EEPROM
16Kx8

13

12

11

10u 16V

7000
M24128-MN6

10

100n

+5V

NVM_wc_N

ACS MODULE

H1

2008

2-N13

1K 0

10

11

12

www.sharatronica.com

13

14

15

16

17

18

19

20

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

58

ACS Module
2

11

10

12

14

13

15

18

17

16

19

ACS MODULE
INPUT FROM
SENSOR
3294
2251
3295

100R
100 u 16V

F020

10

F021

1-O8

0
8X

MDX

0
7

1
2

2
G8

3
4

ADC_GND

6
7
VEE
7

1011
B5B-EH- A

14
15

3296

12

100R

329 7

SENSOR_3

F017

SENSOR_4

F018

3298

2
4

GND
8

ADC_GND

7140-1
4 TL074C
1

11

11

ADC_GND

2281

341 9
100R

C
3292

6230

100R

BAS216

100n

100R

340 0

2282

3401

100R

10u 16V

3282

11

100R

F011

F01 2

3293

7540

2250

BC847B

3-I8

ADC_GND

+3.3V

+5V

+3.3V

2211

100R

72

10n

2311

73
61
20
14
9
10
19

85
86
87
88
89
90
91
92

0001
SHIEL D

49
40
39
38
27
26
23
15
67
66
65
64
37
36
8
7
77
3
33

0002
SHIELD

TOP
SHIELD

BOTTOM
SHIELD

1 2 3 4

1 2 3 4

VDS
MOVX_WR
MOVX_RD

XTALIN

3K 3

3K 3

3211

3K 3
NOT USED
3210

3K 3
NOT USED
3209

4K 7

3208

4K 7

3207

48

3-B10

47

3-D10

46

3-E1 0

52
68
74

3-G10

321 2
XTALOUT
P0<0:7>
OSCGND
RX
TX
2
IN T 3
4

RESET
RESET
INTD

T2

ALE

16
17
18
22
24
13
28
29

3214

100R

100R

321 6

3233

1K0

3-H 5
3-G2

323 1

100R

100R

321 7

1K0

1K 0

3235

3218

100R

NT1
T0
INT0
T1
SCL1
SDA1
SCL0
SDA0

RD
WR

SCL_ B

1K 0

3219

PSEN
AD<0:7>
0

7
A<0:17>
0

100
93
94
95
96
97
98
1

F19 3
F19 4
F19 5
F196

322 6

7227
BF570

3241

F100

ADC_GND

BLANK_uP

Rx d

Tx d
+5V

OPTT

IR

1018

F013

1
2
3
B3B-EH- A

1K0

P2<0:7>
TPWM
0
1
2
PWM 3
4
5
6

IN -

100R
NOT USED

BLUE_uP

+3.3V

100R

REF

3242

3225

3232

IN +

GRN_uP

+3.3V

76
78
79
80
83
84
81
82

CS_

DO

RED_uP

P1<0:7>

EA

VCC
CL K

BAS216

GND
4

+3.3V
3-I8,1-O 9

7101
TLV0831C D

4306

63

75
VDDP

45

VSYNC

3-J2,1-G 2

43

SCL_ A
SDA_ B

6K 8

3-E2

F17 2

HSYNC

3-G 2
3-J2,1-F 2

3236

3234

IREF

100R

10K

69

F142

10n

71

COR

CVBS 1
SYNC_FILTER

21
42

3237

70

VPE1
VPE2

100R

SCL_C
SDA_ A

1-D 2

HORIZ_SYNC

22K

1K 0
SH_CLEAR

P3<0:7>
0
1
2
3
T2EX
PWM7
INT5

ADC

14
A15_L N
A16_L N
A17_L N
A15_B K

ROMBK

RAMBK

0
1

3220
1K0

54
59
25

3221

3222

1K 0

1K0

3230

+3.3V

58
57
56

1-H2,2-H 2

100R

1-N1

3215

51
50

1-A 5

1019
1
2

4K 7

SYNC_ H

KEYBOARD
F014

3223

B2B-EH- A

ON_OFF

NVM_wc_N

100R

60

12

VSSP
99

11

30

62

VSSC

VSSA

0
1
2

+3.3V

2
4
5
6
44

2K 2

55

56p

Reset_N

53

?
CVBS 0

320 2

4308

3-G2

10n

100R

41

3-K2,1-D 2

2235

3228

35

3203

3224

322 9

34

100R

SDA_ C

2224

24K

100R

12M

1200

2204

100 n

3204
100 R

3-K2,1-D 2

10K

F170

2205

100n

3227

3-I8,1-H 2

3206

100u

5200
222 3
3240

VDDC

VDDA
32

4307
FRAME

6209

1K 0

3213

100n

7100
SAA5667H L

31

1-H2,2-N13

2210

3205
2206

2207

47u 16V

6208

10u 16V

56p

SH_CLEAR

1K 0

SYNC_ V

ADC_GND

+3.3V

SYNC_ H

ADC_IN

3n3

ADC_GND

3-J8

3291

NOT USED

100u 16V

100 n

225 2

220 1

640 5

7140-3
4 TL074C
8

ADC_GND

33K
BZX284-C5V1

10

-8V

100R

150 R

7140-2
4 TL074C
7

3299

100 R

F02 2

100n

1
2
3
4
5

100 R

2280

ADC_GND

13

1K 0

3405

-8V

SAMPLE & HOL

10u

16

VCC
11

2279

3243

TBU2

1-O8
1-O8

1
2
3
4

BAS216

TBU1

F016

2253

F015

SENSOR_2

100R

7141
74HCT4051
F019
TBU0

SENSOR_1

6231

100n

SENSOR MUX

+5V

1010
B4B-EH- A

BZX284-C5V1

2200

470n

+5V

20

H2
3418

H2

100R

3135 013 3233.8


1

AUTO CONVERGENCE
3135 013 32338
3

10

11

12

www.sharatronica.com

13

F_15120_023.eps
020805

14

15

16

17

18

19

20

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

59

ACS Module
1
A

H3

10

12

11

13

ACS MODULE
OSD "OR" CIRCUI

RED_uP

100n

2-H13

+5V

REF VOLT
OF 1.25V

10K

3332

C
4

NC
PFO_

PFI

1-N1 5

330 6

RED_ST

BC847B

1K 0

+5V

2K 2

3328

7015

GRN_ST
1-N1 4

100 R

RESET

330 7

BC847B

1K 0

3323

Reset_N

7016

BLUE_ST
1-N1 4

100R

3327

3308

2-I2

BC847B

1K 0

SCL_A_Tx d

NOT USED

SDA_A_Rx d

NOT USED

3326

7017

BLANK_ST
1-O8

10p

BC847B

1K 0

F02 6

3317

B4B-EH- A
242202512481

NOT USED

B4B-EH- A
242202512481

2200

NOT USED

B5B-EH- A
319802321040

NOT USED

B5B-EH- A
319802321040

NOT USED

2201

NOT USED

100n
319802321040

NOT USED

100n
319802321040

NOT USED

2210

NOT USED

100n
319802321040

NOT USED

100n
319802321040

NOT USED

2211

NOT USED

100n
319803041090

NOT USED

100n
319803041090

NOT USED

2250

NOT USED

10u
16V
319801703320

NOT USED

10u
16V
319801703320

NOT USED

2251

NOT USED

3n3
319803041010

NOT USED

3n3
319803041010

NOT USED

2252

NOT USED

100u
16V
319803041010

NOT USED

100u
16V
319803041010

NOT USED

2253

NOT USED

100u
16V
319801724740

NOT USED

100u
16V
319801724740

NOT USED

2279

NOT USED

470n
319803041090

NOT USED

470n
319803041090

NOT USED

2280

NOT USED

10u
319802321040

NOT USED

10u
319802321040

NOT USED

2281

NOT USED

100n
319802321040

NOT USED

100n
319802321040

NOT USED

NOT USED

100n
319803041090

NOT USED

100n
319803041090

NOT USED

3208

NOT USED

10u
16V
NOT USED

NOT USED

10u
16V
NOT USED

319802153320

3209

NOT USED

NOT USED

NOT USED

NOT USED

3K 3
319802153320

3241

NOT USED

319802151020

NOT USED

319802151020

3K 3
NOT USED

3242

NOT USED

1K 0
NOT USED

NOT USED

1K 0
NOT USED

319802151010

3243

NOT USED

319802151020

NOT USED

319802151020

100R
NOT USED

3282

NOT USED

1K 0
319802151010

NOT USED

1K 0
319802151010

NOT USED

3291

NOT USED

100R
319802153330

NOT USED

100R
319802153330

NOT USED

3292

NOT USED

33K
319802151010

NOT USED

33K
319802151010

NOT USED

3293

NOT USED

100R
319802151020

NOT USED

100R
319802151020

NOT USED

3294

NOT USED

1K 0
319802151010

NOT USED

1K 0
319802151010

NOT USED

3295

NOT USED

100R
319802151010

NOT USED

100R
319802151010

NOT USED

3296

NOT USED

100R
319802151010

NOT USED

100R
319802151010

NOT USED
NOT USED

BLANK
1-E 2

47R
3325

100R
NOT USED

10p

2318

2317

6311

BAS216

1-D2
6310

2-G13

3309

4305

SDA_A

NOT USED

1-D 2
100R

2-G13

100R
NOT USED

3324

4303

SCL_A

BLANK_uP

+5V

2-I13

6309

BAS216

6308

BAS216

4302

BAS216

1-E 2

47R
+5V

2-I13

1011

3135_037_11391_01
2K3 NAFTA Auto Conv
FN6
242202512479

F02 5

3316

Tx d

3297

NOT USED

NOT USED

NOT USED

100R
NOT USED

NOT USED

100R
NOT USED

319802151010

1301
B6B-EH- A

3299

NOT USED

NOT USED

NOT USED

NOT USED

100R
319802151010

1
2
3
4
5
6

3400

NOT USED

NOT USED

NOT USED

NOT USED

100R
319802151010

3401

NOT USED

NOT USED

NOT USED

NOT USED

100R
319802151010

3405

NOT USED

319802151510

NOT USED

319802151510

100R
NOT USED

3418

NOT USED

150R
319802151010

NOT USED

150R
319802151010

NOT USED

3419

NOT USED

100R
319802151010

NOT USED

100R
319802151010

NOT USED

6208

NOT USED

100R
934025530115

NOT USED

100R
934025530115

NOT USED

6209

NOT USED

BAS216
934025530115

NOT USED

BAS216
934025530115

NOT USED

2-G13,1-D 2

6230

NOT USED

BAS216
934025530115

NOT USED

BAS216
934025530115

NOT USED

2-G13,1-D 2

6231

NOT USED

BAS216
934038610115

NOT USED

BAS216
934038610115

NOT USED

6405

NOT USED

BZX284-C5V 1
934038610115

NOT USED

BZX284-C5V 1
934038610115

NOT USED

7101

NOT USED

BZX284-C5V 1
932217307668

NOT USED

BZX284-C5V 1
932217307668

NOT USED

7140-1

NOT USED

TLV0831C D
932201584668

NOT USED

TLV0831C D
932201584668

NOT USED

7140-2

NOT USED

TL074C
932201584668

NOT USED

TL074C
932201584668

NOT USED

7140-3

NOT USED

TL074C
932201584668

NOT USED

TL074C
932201584668

NOT USED

7141

NOT USED

TL074C
933715300118

NOT USED

TL074C
933715300118

NOT USED

7540

NOT USED

74HCT4051
MDX
319801042030

NOT USED

74HCT4051
MDX
319801042030

NOT USED

SYNC_V
OPTT

I2C BUS B
TEST CONNECT
130 0
03JQ-S T

3201

F027

SH_CLEAR
ADC_IN

3348

2-H2,1-H 2
2-J13,1-O 9
2-E17
2-D17

100R

3349

3350

100 R

100R

3351
100 R

COMPUTER
DEVELOPMENT
CONNECTOR

1 SDA_B
2 GND
3 SCL_ B

320 0

100R

F028

2-H13,1-G 2

SCL_B

100R

10p

10p

2320

2319

6313

BAS216

ADC_GND

BAS216
BAS216

6314

SCL_C

6315

SDA_C

BAS216

6312

NOT USED

4301

4300

NOT USED

+5V

SHEET 3

2
K
3
_
N
A
F
T
A
_
A
u
t
o

O
3135_037_10241_01
3135_037_10251_01
3135_037_11381_01
3135_037_11391_01
RESERVED

2
K
3
_
N
A
F
T
A
_
M
a
n

N
A
F
T
A
_
A
u
t
o

N
A
F
T
A
_
M
a
n
u
a
l

N
O
T
_
U
S
E
D

NOT USED

3135_037_11391_01
2K3 NAFTA Auto Conv
FN6
NOT USED

NOT USED

NOT USED

NOT USED

100R
319802151010

NOT USED

NOT USED

NOT USED

NOT USED

100R
31980215101 0

NOT USED

NOT USED

NOT USED

NOT USED

100R
319802151010

NOT USED
NOT USED
NOT USED
NOT USED

100R
319802190020
319802190020
319802190020
319802190020

3135_037_10251_01
NAFTA Auto Conv FN1

3322
3323

NOT USED

3324
3325
4300
4301
4303
4305

RESERVED
FN0

3135_037_11381_01
2K3 NAFTA Manual
Conv FN5
NOT USED

3 135_037_10241_0 1
NAFTA Manual Conv
FN2
NOT USED

Ref De s

NOT USED
NOT USED
NOT USED
NOT USED

NOT USED
NOT USED
NOT USED
NOT USED

NOT USED
NOT USED
NOT USED
NOT USED

BC847B

319802151010

BC847B

X
X
X
X
X

AUTO CONVERGENCE
3135 013 32338

3135 013 3233.8


1

H3

NOT USED

3298

Rx d
2-I13

20

NOT USED

100R
319802151010

2-H13,1-F 2

19

RESERVED
FN0

100R
319802151010

4304

SDA_ B

18

3135_037_11381_01
2K3 NAFTA Manual
Conv FN5
NOT USED

2282

2-H13

+5V

100R
NOT USED

BLUE_uP

2315

100n

100 R

10n

2310

1-E 2

47R

3331
Reset_S T

IIC BUS

17

242202512479

F02 4

3315

1010

3135_037_10251_01
NAFTA Auto Conv FN 1

1-E 2

47R

GND
3333

F02 3

3314

100R
NOT USED

3322

RESET
RESET _

GRN_uP

RESE T
LOGIC&
TIMER

MR_

7014

2-H1 3

3329

VDD

100n

2313

14K

100 R

7301
TPS3707-33D

100n

RESET
TESTPOINT
F301

2314

1-I 2

16
SHEET 2

2312

+9V

15
3135_037_10241_01
NAFTA Manual Conv
FN2
NOT USED

Ref De s
+3.3V

RESET
1302
1
RT-01T-1.0B

14

10

11

12

www.sharatronica.com

13

F_15120_024.eps
020805

14

15

16

17

18

19

20

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

60

Mapping ACS Module H1-H3

H4

10

11

12

13

ACS MODULE: MAPPING

AUTO CONVERGENCE
3135 013 32338

3135 013 3233.8

F_15120_025.eps
020805

www.sharatronica.com

10

11

12

13

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

61

Layout ACS Panel (Top Side)

F_15120_026.eps
020805

3135 013 3233.8

www.sharatronica.com

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

62

Layout ACS Panel (Bottom Side)

F_15120_027.eps
020805

3135 013 3233.8

www.sharatronica.com

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

63

HOP Panel

CRT Panel
(BLUE)

CRT Panel
(GREEN)

CRT Panel
(RED)

1720

1710

EH-B

7
A2

1K0

6
A1

3426

5
A0

7412

3427

3424

BF550

390R

390R

1K0

3420

22R

3p3

2419
10p 7411
PMBT2369

+12V

+12V

1K0

NC2

GAIN_ADJ1

14 VEE

+SIG_INP

2472

1n0

2470

1n0

100R

7432

3444

BF550

10K

390R

100n

To 1030 of

220R

12

2K2

DECVD

UIN

HOUT

VIN

25
SCO

DACOUT

SCL

HD

10
11

VD

12

13

14

15

16

17

1K0

3627

100n

2626

3626

10R

100n

10R

1-B2

18

19

20

23

J2

J2

DAC
3624
3623

100R

HD

J2

VD

J2

7452

3464

BF550

390R

390R
2449

+12V

7922

12p

22n

interconnections (SSM)

100n

2952

100R

1K0

3490

2491

+OUTPUT

BIAS

-SIG_INP

12 -OUTPUT

GAIN_ADJ2

NC2

GAIN_ADJ1

14 VEE

+SIG_INP

7450
MC1496D

15K

2456
100n
2462

3455

+12V
22R
3454
100R
3453
22R

Hf
3956

NC1

13 NC4

11 NC3

1n0

-12V

2492

To 1950 of

+CARRIER

10 -CARRIER

100n

2951

8
100n

7
2953

100R

5
3955

1K0

3491
SHARP

1950
1

2490

+8V

JL

+12V
470R

47u

2619

100n

2493

1K0

3923

10R

1R

3951

1R

3953

100R

3965

2922
2618

100n

68p
2461
33p

2450

3452

RPr

180R

16

J2

J2

NOTES

SDA

2. RESISTANCE VALUES ARE IN OHMS:


R=OHM K=KILO M=MEGA G=GIGA T=TERA
SCL

3. SAFETY TRIANGE REPRESENTS PCEC REPLACEMENT PART ONLY.


4.

3139 123 6064 1

47u

1. CAPACITANCE VALUES ARE IN FARADS:


m=MILI u=MICRO n=NANO p=PICO f=FEMTO

+12V

3465

22n

2u2

J2

SREF

1u0
3922

1R

47u

16

UU

430R
2459
10p 7451
PMBT2369

BZX284-C6V8
2923

2621

2617

12p

2620

2961

3952

47u

16

47u
2963

1R

3957

4957

47u

2957

S1D

6963
100R

3966

100n
2958

2616

47u

3459

220R

BC807-25

16

3462

6923

DSX840
12M

39K

180R

J2

7454
BF550

100n

3616

100n

2481

180R

-8V

100n

GY

1K0

3467

2615

2968

G
2430

3432

+12V

22

1601

33p

3461
3460

+8V -12V +12V


+5V

3433
22R

7453
BF550

LPSU

21

100R

3430

3480
1K0

100n

2483

3481

1K0

10R

100R

XTALO

GND2

VP1

IREF

VSC

DPC

HFB

HSEL

100R

3614

+8V

XTALI

SDA

2913
1n0

100n

24

DECBG

100n

26

15K

47K

8
9

+SIG_INP

3450

2912

47n

GAIN_ADJ1

5K6

100R

27

+12V

2627

3451

3609

3613

YIN

NC2

14 VEE

68p
2441

22R

47R

11

3628

+12V

3434

1u5

10

3911

10R
2628

2442

22R

680n

10p

10p

100n

28

GAIN_ADJ2

4p7

2910

1K0

3608

29

12 -OUTPUT

3458

FBCSO

TDA9331H

GND1
2607

10R

100n
3435

5451

2909

7600

FLASH

+8V

3630

7430
MC1496D

5450

3607

100n

11 NC3

2460

100R

4605

2630

RI1

EHTIN

30

BIAS
-SIG_INP

10 -CARRIER

GI1

EWO

3631

2436

3K9

10R

1K0

3604

3632

2631

3463

100R

1K0

100n

32

22R

2632

31

3468

2906

BI1

2464

1n0

VDOB

1n0

100n

100R

1n0

3602

3603

2482

100R

NC1
+OUTPUT

+CARRIER

13 NC4

SHARP

1n0

10p

+8V

+12V

+12V
470R

1K0

2904

BL1

3466

10p

3634

33
VDOA

2480

2905

EH-B
3633

34

22R

3442

TUNER (SSM)

1u0

35

2633

36

RI2

BLKIN

37

PWL

1n0

38

GI2

3601

39

BI2

40

BL2

2903

1n0

41

VP2

2602

42

RO

BAS316

43

GO

44

BO

1u0

2601

BCL

6643

1n0

3445
22n

100R

4907

3643

18K

3901

1510
EH-B

2901

47R

3456

2634

100n

SREF

5K6

1u0

3431

10p
7431
PMBT2369

22R

47R

430R
2439

1u5

3635

+12V

680n

100n

2429

JQ-S

4p7

2635

1030

3438

5431

3636

5430

47R

47R

2440

3637

2636

3K9

100R

100n

3436

2637

3p3

To 1510 of

1u0

2902

1u0
2900

1u0

2933

2911

BF550 3439
3447

J2

3446

390R

3638

BPb

7434 1K0

3448

3639

47u

+12V

1610

100n

2410

180R
2420

100R

22R

3825

3826

10K

100n

10K

2816

3824

100n

100n
2815

2814
100n

100n

2812
100n

2813

100n
2811

2810
100n

100K

22K

3495

100R

BF550

3p3

10K

3412

22R

3449
180R

7433

3443

2444

SHARP

33p

3413

+12V
1K0

10K

3902

To 1610 of
3648

16

3647
3646

47u
2639

100R

100R

3645

2638

68p
2421

3441

+8V

2809

6495

BAS316
3496

10K

3903
100p

2644

SYNCSEL

+12V

+12V

3414

15K

3410

GAIN_ADJ2

5K6

12 -OUTPUT

2422

22R

3411

1u5

-SIG_INP

MC1496D

11 NC3

100n
3415
5411

5410

BIAS

7410

2416

680n

+OUTPUT

13 NC4
10 -CARRIER

VS1

4p7

100n

2471

NC1

3K9

+CARRIER

3418

470R
3416

3470
1K0

100n

2473

3471

1u0

3802
3817

100K

10K

3816

10K
3815

10K

3814

1K0

15K

3812
1K0

1K0
3811

3813

3810
1K0

3809

680R

1K0
2802

3818

100K

DAC7
16

DAC6
15

DAC4

DAC3

DAC5
14

13

12

DAC1

DAC2
11

DAC0

GND
8

220R
3425

SHARP

100R

3700

1u0

2700

1u0

2710

100R

3710

3422

+12V

VS2

SREF

7900-1
LM393D

J2

VV

7414
BF550
3419
430R

2424

2409

1K0

3801

100n

2800
2924

16

100n

2701
3701

5701

180R

3428

1K2

3702

100n

2704
47R

BF550

100n

75R

3707
3708

680R

+12V

DAC0-7

1K0

3429

+12V

REFERENCE
VOLTAGE
GENERATOR

VMAX

22K

3704

100n

2711

1K2

3712

100n

2714
3711

820n

5711

680R

3721

SCL

7413

TINT

100R

5721
3720

1u0

2720
1K0

3644

100n

+12V

I2C BUS
SLAVE RECEIVER

7700
PMBT2369

7710
PMBT2369
820n

3
100n
2702

2740
100n

1K0

+8V

EH-B
7720
PMBT2369

3703

820n

22K

3714

100n

1K0

1K2

3K3

3722

1u0
3730

1K1
2731

BF550

1721

3727

16

3421

SDA

-8V

7701
2721

22K

3724
2724

100n
3731

EH-B

VP
2

3713

1711

220R

15

J2

+12V

39K

3705

-8V

7711

3723

BF550

7730

+8V

14

3706

100R

39K

3715

10

100R

3716

100R

3726
4K7

39K
3732

3725

1n0

2741

1K0

3740

-8V

1K0

2750

7800
TDA8444T/N4

+8V

BF550

RES

J2

13

R-BIAS

BF550

J2

12

+12V

47u

1R

3750

+8V

EH-B

RES

J2

B-BIAS

1701

CRT Panel
(BLUE)

11

G-BIAS

7721

To 1207 of

J2

10

+12V DAC

+8V

J2

EH-B

1700

EH-B

1-J7

+8V

7
To 1210 of

To 1210 of

To 1210 of

HOP PANEL

SCL

SDA

J1

FOR VALUE SEE TABLE.

www.sharatronica.com

F_15120_028.eps
020805

103
151
160
161
170
170
171
171
172
172
195
240
241
241
241
242
242
242
242
242
243
243
243
244
244
244
244
244
245
245
245
246
246
246
246
247
247
247
247
248
248
248
248
249
249
249
249
260
260
260
261
261
261
261
261
262
262
262
262
262
263
263
263
263
263
263
263
263
263
263
264
270
270
270
270
271
271
271
272
272
272
273
274
274
275
280
280
280
281
281
281
281
281
281
281
290
290
290
290
290
290
290
290
291
291
291
291
292
292
292
293
295
295
295
295
295
296
296
296
341
341
341
341
341
341
341
341
341
342
342
342
342
342
342
342
342

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

64

HOP Panel
1

10

11

12

14

15

J1

J1

SCL

J1

SDA

J1

VS1

+12V
UU

BAS316

BAS316

75R

3120

BAS316

75R

3130
BAS316

1K0

3140

BAS316

BAS316

1K0

3145
100n

2945

100n

2944
6162

BAS316

3160

BAS316

BAS316

6172

3170
6182

1250

BAS316

47R

3251

47R

3261

47R

3271

To 1250 of

3181

JL

6181

470p

2322

220R

VOUT2

BAS316

75R

3250

75R

3260

75R

3270

6187

HOUT2

1K0

3280

1K0

3285

+5VA

470p

1152
1
2
3
4

220R

RES

S4B-EH
1K0

3185

6186

BAS316

3186

F_15120_029.eps
020805

3139 123 6064.1


1

75R

3110

BAS316

6147
6146
6151

BAS316

6152

4230

6161
4

3180

7328-A

1-E13
VS2

CTL 16

BAS316

10

+5V
68K

LOGIC
GROUND

2321

47R

+5V

74HC4538D

100R

3336

100R

3335

13

3171

47u

+5VA

3247

C-V-IN 18

12

SYNC
SEPA

74HC4538D

470p
17 C-S-OUT

7328-B
2K2

100R

DET
CSO

470p

1>

3286

RCX

2248

+5V

470K

220R

1K0

2324

3326

11
13

68K

3324

12

10
14

CX

100R

3332

3339

Hf

11

470p

1u0

J1

1>

VD

14

2170

HOUT1
3248

HD-S-SIG-DET 2

2247

100R

RCX

HD2-IN 23

16

2K2

10

HD1-IN 24

4K7

3333

47R

+5VA

4K7

15

3323

J1

CX

3320

3321

MUX 1~

HOUT2

3322

HD

68p

J1

2326

2325

3161

47u

VOUT1

22 HD-OUT

16

2160

VD2-IN 13

6171

2K2

3325

100n

2329

15

VOUT2

47u

100n

2331

EN

+5V

VD1-IN 12

14 VD-OUT

GND

B2-IN 11

2250

+5V

47R

47u

B1-IN 5

15 B-OUT

7330
74HC157D

1-F20

1M0

3331
100n

BPb

47u

J1

BAS316

2216

SYNCSEL

2230

G2-IN 9

2
6331

47u

19 G-OUT

S6B-EH

3151

+5VA

2260

GY

B6B-EH-A
2150

1153
1
2
3
4
5
6

G1-IN 3

2270

J1

47u

R2-IN 7

2
1-J20

4210

R1-IN 1

21 R-OUT

3281

1-N20

220R

RPr

1
2
3
4
5
6

75R

VCC
J1

4223

3150

20

BAS316

2210
47u
7210
BA7657F

47u

4213

100n

220R

3507

1n0

2505

2290

1151

4231
47u

100n

4220

J1,J2

2220

TINT

22R

+5VA

FROM

P1255

10R

4221

2291
3505

100n

2529

100n

NC4 13
+CARRIER

17

3944

1n0
2507

6 +OUTPUT

15

+5VA

4211

7 NC1

G1

6122

J1

+5V

3K9

2506

NC3 11

220R

+5V

-CARRIER 10

14

75R

7520
MC1496D

CTL 16

3K3

5 BIAS

3542

4 -SIG_INP

22R

22R

13

220R

16

BAS316

-OUTPUT 12

100n

NC2

GAIN_ADJ2

2111

GAIN_ADJ1

3528

+12V

VCC

6141

1u0

3K
2804

3804

1K0

3805

4K7

1u0

3807

2807
2

10

PMBT2369

12
3141

3146

LOGIC
GROUND

1n0

7540

22R

470R

3541

VEE 14

3506

3527

1K0

3526

+SIG_INP

3529

+5VA

C-V-IN 18

2931

TREF

16

SYNC
SEPA

11

75R

1-C19
47u

+12V
2520

15K

3522

10R

3520

1K8

3523

3540

330R

HD-S-SIG-DET 2

17 C-S-OUT
47u

22R

+5V

HD2-IN 23

DET

3525

2330

HD1-IN 24

2521

J1

10

6111

4K7

3803

4K7

3806

22 HD-OUT
HOUT1

10

TREF
TBIAS

VD2-IN 13

VV

+5VA

6142

1n0

VOUT1

47R

47u

VD1-IN 12

14 VD-OUT

7805
BC847B

22R

11

B2-IN 11

3131

B1-IN 5

47R

5
2130

+12V

7521
PMBT2369

12

G2-IN 9

22R
2500

G1-IN 3

19 G-OUT

J1,J2

47u

3121

1K0

100n

2519

TINT

+5VA
6121

22R
3500

R2-IN 7

RES
1

2120

R1-IN 1

21 R-OUT

47R

1110
SUB-D

BAS316

3501

VCC

J1

15 B-OUT

+12V

3111

47u

+5VA

BAS316

NC4 13
+CARRIER

20

PMBT2369

6132

6 +OUTPUT

1n0

7530

22R

1n0

-CARRIER 10

5 BIAS

7 NC1

2501

NC3 11

6131

3K9
+12V

3531

-OUTPUT 12
7510
MC1496D

7110
BA7657F

47u

3532

22R

GAIN_ADJ2

4 -SIG_INP

3502

3519

NC2

220R

3518

GAIN_ADJ1

2190

2806

100n

470R

100n

+12V

VEE 14

3K3

+SIG_INP

2502

3517

3516

3521

13

14

15
47u

2510

+5V

22R

2110

2191
1

1K0

1
6112

10R

16

3515

TREF

+5VA

17

47u

15K

330R

3530

3512

22R

1111
JET

RES

2511

3511

7511
PMBT2369

3510

1K8

3513

100n

+5V

BAS316

2509

13

HOP PANEL

J2

www.sharatronica.com

10

11

12

13

14

15

1110 B15
1111 A13
1151 E15
1152 J15
1153 E15
1250 I10
2110 B14
2111 E12
2120 B14
2130 C14
2150 F14
2160 G14
2170 H14
2190 B11
2191 B11
2210 F9
2216 I9
2220 F9
2230 F10
2247 I10
2248 H9
2250 H12
2260 H11
2270 H11
2290 F8
2291 F8
2321 I7
2322 I7
2324 H6
2325 H4
2326 I5
2329 H4
2330 H1
2331 H3
2500 C5
2501 B5
2502 C5
2505 F5
2506 E5
2507 F5
2509 A2
2510 B3
2511 B3
2519 C3
2520 E3
2521 D2
2529 F3
2804 D7
2806 B6
2807 D6
2931 E6
2944 F14
2945 F14
3110 B15
3111 B14
3120 C15
3121 B14
3130 C15
3131 C14
3140 D15
3141 D14
3145 E15
3146 E14
3150 F14
3151 F14
3160 G14
3161 G14
3170 H14
3171 H14
3180 I14
3181 I14
3185 J14
3186 J14
3247 H10
3248 H9
3250 I12
3251 H12
3260 I11
3261 H11
3270 I11
3271 H11
3280 J11
3281 H11
3285 I11
3286 H11
3320 H6
3321 I6
3322 I6
3323 I5
3324 H6
3325 H4
3326 H5
3331 G3
3332 I3
3333 H3
3335 I3
3336 I3
3339 I1
3500 C5
3501 C5
3502 C5
3505 F5
3506 E5
3507 F5
3510 A3
3511 B2
3512 B2
3513 A2
3515 B2
3516 B2
3517 B3
3518 B3
3519 C3
3520 D3
3521 E2
3522 E2
3523 D2
3525 E3
3526 E3
3527 E3

3528 E3
3529 F3
3530 B2
3531 B5
3532 C6
3540 D1
3541 E5
3542 E6
3803 C6
3804 D6
3805 D6
3806 D6
3807 D6
3944 E14
4210 F9
4211 E11
4213 F11
4220 F10
4221 F11
4223 F11
4230 F10
4231 F11
6111 B13
6112 B13
6121 C14
6122 B14
6131 C13
6132 C13
6141 D14
6142 D14
6146 E14
6147 E14
6151 F13
6152 F13
6161 G13
6162 G13
6171 H13
6172 H13
6181 I13
6182 I13
6186 J14
6187 J14
6331 G3
7110 B12
7210 F9
7328-A I6
7328-B I4
7330 G2
7510 B4
7511 B1
7520 E4
7521 E1
7530 B6
7540 E6
7805 D6

Circuit Diagrams and PWB Layouts

DPTV585 AA

Diversity HOP Panel J1 and J2


1
A

J3

RESERVED

N3 HOP W/O DB15

3135_037_12781_01
NOT USED

3135_037_12791_01
NOT USED

2603

NOT USED

NOT USED

RESERVED
242202517535
JQ-S
NOT USED

2604

NOT USED

NOT USED

NOT USED

N3 HOP DB15
Ref Des
1110
1111
2110
2120

2605

NOT USED

NOT USED

NOT USED

2608

NOT USED

NOT USED

NOT USED

NOT USED

NOT USED

319801721050
1u0
NOT USED

3611

NOT USED

NOT USED

3613

319802152220

319802152220

NOT USED

3617

2K2
NOT USED

2K2
NOT USED

NOT USED

3618

NOT USED

NOT USED

NOT USED

3619

NOT USED

NOT USED

NOT USED

3620

NOT USED

NOT USED

NOT USED

3621

NOT USED

NOT USED

NOT USED

3625

NOT USED

NOT USED

NOT USED

3629

NOT USED

NOT USED

NOT USED

3816

NOT USED

NOT USED

319802151030

NOT USED

10K
319802151040

3817

2130
2210
2220

2900

NOT USED

2230
3110

N3 HOP W/O DB15

A
RESERVED

3135_037_12781_01
242202516857
SUB-D
NOT USED

3135_037_12791_01
NOT USED

RESERVED
NOT USED

NOT USED

319803044790
47u
319803044790
47u
319803044790
47u
319803044790
47u
319803044790
47u
319803044790
47u
319802157590
75R

NOT USED

242202517519
JET
NOT USED

NOT USED

NOT USED

NOT USED

NOT USED

NOT USED

NOT USED

NOT USED

NOT USED

NOT USED

NOT USED

NOT USED

NOT USED
NOT USED

3111

319802154790
47R

NOT USED

3120

319802157590
75R

NOT USED

NOT USED

3121

319802154790
47R

NOT USED

NOT USED

3130

319802157590
75R

NOT USED

NOT USED

3131

319802154790
47R

NOT USED

NOT USED

3140

319802151020
1K0

NOT USED

NOT USED

3141

319802152210
220R

NOT USED

NOT USED

3145

319802151020
1K0

NOT USED

NOT USED

3146

319802152210
220R

NOT USED

NOT USED

3250

NOT USED

NOT USED

319802157590
75R

3818

NOT USED

NOT USED

100K
319802151040

NOT USED

NOT USED

NOT USED

NOT USED

100K
319802151030

3260

3826

319802157590
75R

NOT USED

NOT USED

NOT USED
NOT USED

NOT USED
NOT USED

10K
319802190020
NOT USED

3270

4957
7601

319802157590
75R

3280

NOT USED

NOT USED

319802151020
1K0

7602

NOT USED

NOT USED

NOT USED

3285

NOT USED

NOT USED

319802151020
1K0

7605-1

NOT USED

NOT USED

NOT USED

3332

NOT USED

NOT USED

319802151010
100R

7605-2

NOT USED

NOT USED

NOT USED

3333

NOT USED

NOT USED

319802151010
100R

3335

NOT USED

NOT USED

319802151010
100R

3336

NOT USED

NOT USED

319802151010
100R

4210
4211
4213
4220
4221
4223
4230
4231
6111

NOT USED
NOT USED
NOT USED
NOT USED
NOT USED
NOT USED
NOT USED
NOT USED
319801010630
BAS316

319802190020
319802190020
319802190020
319802190020
319802190020
319802190020
319802190020
319802190020
NOT USED

NOT USED
NOT USED
NOT USED
NOT USED
NOT USED
NOT USED
NOT USED
NOT USED
NOT USED

6112

319801010630
BAS316

NOT USED

NOT USED

SHEET 1

6121

319801010630
BAS316

NOT USED

NOT USED

6122

319801010630
BAS316

NOT USED

NOT USED

6131

319801010630
BAS316

NOT USED

NOT USED

6132

319801010630
BAS316

NOT USED

NOT USED

6141

319801010630
BAS316

NOT USED

NOT USED

6142

319801010630
BAS316

NOT USED

NOT USED

6146

319801010630
BAS316

NOT USED

NOT USED

65

Personal Notes:

HDR2K4 HOP 28KHZ AP AUG

N3 HOP DB15
Ref Des
1030

7.

6147

319801010630
BAS316

NOT USED

NOT USED

6331

NOT USED

NOT USED

319801010630
BAS316

7110

932211562668
BA7657F

NOT USED

NOT USED

SHEET 2

P
P

3135 033 3429.2


1

E_06532_012.eps
131004

E_15000_044.eps
191004

www.sharatronica.com

Circuit Diagrams and PWB Layouts

Mapping HOP Panel Part 1


1
2

J4

DPTV585 AA

7.

66

10

11

12

13

HDR2K4 HOP 28KHZ AP AUG


A

J
E_15000_045.eps
111004

3135 033 3429.2

www.sharatronica.com

10

11

12

13

Circuit Diagrams and PWB Layouts

Mapping HOP Panel Part 2


1
2

J5

DPTV585 AA

67

Personal Notes:

HDR2K4 HOP 28KHZ AP AUG


A

J
E_06532_012.eps
131004

E_15000_046.eps
191004

3135 033 3429.2

7.

www.sharatronica.com

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

68

Layout HOP Panel (Top Side)

F_15120_030.eps
020805

3139 123 6064.1

www.sharatronica.com

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

69

Layout HOP Panel (Bottom Side)

F_15120_031.eps
020805

3139 123 6064.1

www.sharatronica.com

Circuit Diagrams and PWB Layouts

Keyboard Panel
1
2

70

10

11

12

13

+5V_STANDBY
GREEN

3K6
SKQNAB

3106

3105

I019

1407

820R
SKQNAB

I018

1406

3104

1K5
SKQNAB

I017

1405

3103

470R
SKQNAB

I016

1404

3102

240R

3101

100R

3100

1K5

SKQNAB

SKQNAB
1403

6103

I015

TLUV5300

6101-2

ORANGE-RED
6101-1

106957

TLUV5300

1202

1301
LED-HOLDER

I014

1402

+9V

560R

1
2

4100

I013
3121

SKQNAB

I024

4120

1401

I022

I021
ON_OFF_LED

6102

BZX284-C6V8

1K2

+9V
ON_OFF_LED
LIGHT_SENSOR
RC5

I020
KEYBOARD

BZX284-C6V8

+5V_STANDBY
KEYBOARD

1
2
3
4
5
6
7
S7B-EH

KEYBOARD/LIGHT SENSOR AP

K1
1201

7.

3122

DPTV585 AA

EMG STAR

PEMG

I007
+9V

E
470n

10K

LIGHT_SENSOR
I011
3110

3112

1M5

I006

3K3
2104

I010

I009

I012
3111

7000-1
LM358DR2

470n
5

2101

10u 16V

I008
2102

3113
4K7
3K3

3118

3117

1K0

3K3

3116

1M5

3115

6104

BPW46

7000-2
LM358DR2

H
6105
TSOP1736UU1

I002

NOTES

3107

+5V_STANDBY

VS

1. CAPACITANCE VALUES ARE IN FARADS:


m=MILI u=MICRO n=NANO p=PICO f=FEMTO

6K8

2103

3108

330R

3
OUT
1
GND
GND
OUT

100u 16V

VS

I001

2. RESISTANCE VALUES ARE IN OHMS:


R=OHM K=KILO M=MEGA G=GIGA T=TERA
I003

3. SAFETY TRIANGLE REPRESENTS PCEC REPLACEMENT PART ONLY.

3109
RC5

4.

470R

FOR VALUE SEE TABLE.

I005

3114

10K

I004

J
E_15000_049.eps
191004

3135 033 3343.4

www.sharatronica.com

10

11

12

13

Circuit Diagrams and PWB Layouts

Mapping Keyboard Panel


1
2

K2

DPTV585 AA

71

Personal Notes:

KEYBOARD/LIGHT SENSOR AP
A

J
E_15000_050.eps
191004

3135 033 3343.4

7.

E_06532_012.eps
131004

www.sharatronica.com

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

72

Layout Keyboard Panel (Top and BottomSide)


1201 --

1202 --

1301 --

1401 --

1402 --

1403 --

1404 --

1405 --

1406 --

1407 --

2101 --

2103 --

3109 --

6101 --

6104 --

6105 --

9102 --

3135 033 3343.4


2102 -2104 --

3100 -3101 --

3102 -3103 --

3104 -3105 --

3106 -3107 --

3108 -3110 --

3111 -3112 --

3113 -3114 --

3115 -3116 --

3117 -3118 --

3121 -3122 --

4100 -4101 --

4120 -6102 --

6103 -7000 --

E_15000_051.eps
111004

3135 033 3343.4

www.sharatronica.com

Circuit Diagrams and PWB Layouts

UART Interface Module


1
2

DPTV585 AA

7.

Layout UART Interface Modukle

UART INTERFACE PANEL

U1

73

U1

A
1000 D5
1001 D5
1004 D1

1006 C5
1007 E5
1008 C4

1009 D4
1011 C3
2000 D1

2002 D2
2003 D4
2004 D4

2005 D5
2006 D5
2007 D5

2008 E4
2009 E4
2010 E4

2011 F4
3000 C1
3001 D4

3002 D4
3003 D4
3004 D2

3005 D4
3006 D4
3007 D4

3008 E4
3009 C4
6000 E2

7001 C1
7002 D2

RES

* 1006

5V

1
2
3
4

1 BURST_CON
2
3
5 POWER_DOWN

P3<0:1>
CLKOUT
XTAL2
XTAL1

TLMG3100

6000

S3B-PH-SM4-TB

P1<0:7>
TXD
RXD
T0
SCL
SDA
0
INT
1
RST

3003 47R
12
11

3005 47R

10

3006 47R

9
8
4
3
2

1n0

1n0
2007

2006

3007 47R

1
2

B6B-PH-SM4-TBT(LF)
1001

1009

SDA

*connect for
programming

7
6

Rx

TO ATSC P1206

3002 1K0

1000
8
6
5
4
3
2
1

Reset
Power_on
Pod_Det
Tx

SCL
3008

irq_res

47R
5V

5V

1
2
3
4
5
6
7
8
9
11

TO SSM 1009

3004

RES

* 1004

220R

P0<0:7>
CMP2
CIN2B
CIN2A
CIN1B
CIN1A
CMPREF
CMP1
T1
KBI<0:7>

1
20
19
18
17
16
14
13

3001 47R
15 3V3
VDD

RES

7002
P89LPC921FDH

2003

220n

2002

220n

2000

COM

1n0

1K0
1n0

* 3009

3
3V3

2005

OUT

B4B-PH-K

1n0

IN

2004

5V

1008
T2B-SQ

7001
MC78FC33H

*connect for
programming

2
1

3000

4R7

1011

5V

3139 123 6062.1

10

1n0

S09B-JL-F-E
1007
1
2
3
4

1n0

B4B-EH-A

2008
1n0
2009
1n0
2010

Pin No

7002
Pin No
Voltage

1
2
3
4
5
6
7
8
9
10

3V1
3V3
3V3
0V
0V
0V
0V
3V3
3V1
3V3

RES

VSS

2011
Voltage

11
12
13
14
15
16
17
18
19
20

3V1
3V3
3V3
3V3
3V3
3V3
3V3
3V3
3V3
3V3

Optional items not inserted

F_15120_032.eps
020805

3139 123 6062.1

www.sharatronica.com

F_15120_033.eps
020805

Circuit Diagrams and PWB Layouts

DPTV585 AA

7.

74

www.sharatronica.com

Alignments

DPTV585 AA

8.

EN 75

8. Alignments
Index of this chapter:
8.1 General Alignment Conditions
8.2 Hardware alignments
8.3 Software Alignments
8.4 Convergence and Geometry Adjustments
8.5 Option Settings

8.1

General Alignment Conditions

8.1.1

Start Conditions

5. Repeat steps two through four to adjust the focus of the two
remaining CRTs.
Note: Before beginning the following adjustment procedures
set the customer picture, sharpness, brightness, and tint
controls to midrange and the customer colour control to
minimum.
Optical Focus Adjustment
1. Remove the back cover of the set and the light shield, then
turn these on and inject an NTSC crosshatch pattern signal
into the antenna terminal.
Note: The crosshatch pattern will appear clearer if the front
of the screen is covered with a dark cloth.
2. Cover tow of the CRT output lenses with cardboard pieces
(or other non-conductive, opaque material) and observe
the magnified reflection of the other picture tube on the
backside of the viewing screen.
3. Loosen the "lens retaining wing nuts" on the CRT Focus
Assembly.
4. Move the wing nut in the slot of the uncovered lens to
locate the optimum optical focus viewing the picture from
the back side of the screen), then re-tighten the wing nut.
5. Confirm correct focus by viewing the screen from the front
of the set.
6. Repeat steps two through five to adjust the focus of the two
remaining CRTs.

Perform all electrical adjustments under the following


conditions:
Power supply voltage: according to countries standard (
10 %).
Connect the set to the mains via an isolation transformer
with low internal resistance.
Allow the set to warm up for approximately 10 to 20
minutes.
Measure the voltages and waveforms in relation to chassis
ground (with the exception of the voltages on the primary
side of the power supply).
Caution: never use the cooling fins/plates as ground.
Test probe: Ri > 10 Mohm, Ci < 20 pF.
Use an isolated trimmer/screwdriver to perform the
alignments.

8.2

Hardware alignments

8.2.1

VG2 Set-up

8.3

Software Alignments
With the software alignments, it is possible to align e.g.
Geometry, White Tone, and Tuner IF settings.
Put the set in the SAM (see chapter 5 "Service Modes, Error
Codes, and Faultfinding"). The SAM menu will now appear on
the screen. Select, via the cursor, one of the sub-menus.

Preferred Method
1. Connect a Black Level signal to the aerial input of the set.
2. Preset all G2 controls on the Focus/G2 Combo Block to
minimum (fully CCW).
3. Connect an Oscilloscope to the Collector of the output
transistor on the Green CRT board. Set the probe to x10.
4. Adjust the Green G2 control until the Black Level is at 200
V.
5. Repeat steps 3 and 4 for the Red and Blue CRTs.

Enter the Service Alignment Mode (SAM) by pressing the


following key sequence on the remote control transmitter:
0-6-2-5-9-6-[i+]. Do not allow the display to time out while
entering the key sequence. The following menu will appear:
Table 8-1 Alignments menu and default values

Alternate Method
1. Connect a Black Level signal to the aerial input of the set.
2. Preset all G2 controls on the Focus/G2 Combo Block to
minimum (fully CCW).
3. Turn each G2 control clockwise until each CRT is barely
illuminated.
8.2.2

Alignments

Item

Default

General

Luma gain

Focus adjustment
Note: Before beginning the following adjustment procedures
set the customer picture, sharpness, brightness, and tint
controls to midrange and the customer colour control to
minimum.

Lum. Delay

Electrical Focus Adjustment


1. Remove the back cover of the set and the light shield, then
turn the set on and inject a crosshatch pattern signal into
the antenna terminal.
Note: The crosshatch pattern will appear clearer if the front
of the screen is covered with a dark cloth.
2. Cover two of the CRT output lenses with cardboard pieces
(or other non-conductive opaque material) to observe the
magnified reflection of the other picture tube on the
backside of the viewing screen.
3. Adjust the CRTs focus control (located on the Screen/
Focus Control Block) for the sharpest raster image.
4. Confirm correct focus by viewing the screen from the front
of the set.

GDE SAM
8.3.1

www.sharatronica.com

IF AFC

80

IF Lprime AFC

80

Tuner AGC

20

Tuner AGC Tuner 2

Blend Intensity

16

Lum. Delay Pal B/G

11

Lum. Delay Pal I

Lum. Delay Secam

Lum. Delay Bypass

11

See menu on screen

General
LUMA GAIN
Fixed setting of "2".
IF AFC
Supply, via a service generator or via off-air, a TV-signal with a
signal strength of at least 1 mV and a frequency of 475.25 MHz
(PAL) or 61.25 MHz (NTSC).
Alignment procedure:

EN 76

8.

DPTV585 AA

Alignments

1. During the IF AFC-parameter adjustment, one can see


OSD feedback on the screen.
2. The OSD feedback can give 4 kinds of messages:
3. The first item (IN/OUT) informs you whether you are in or
out of the AFC-window.
4. The second item (HIGH/LOW) informs you whether the
AFC-frequency is too high or too low.

Table 8-2 OSD feedback of AFC alignment

AFC-window

AFC-frequency vs. reference

Out

High

In

High

In

Low

Out

Low

1. Adjust the IF AFC parameter until the first value is within


the AFC window (= IN).
2. Next, adjust the IF AFC parameter until the second value
is LOW.

8.3.3

TUNER AGC
1. Connect the RF output of a video pattern generator to the
antenna input.
2. From the generator, input a PAL B/G TV signal with a
signal strength of approximately 2 mV and a frequency of
475.25 MHz (PAL) or 61.25 MHz (NTSC).
3. Measure the DC voltage on pin 1 of the (main) Tuner. You
can adjust this voltage by adjusting the TUNER AGC item
in the SAM menu. Alignment is correct when the DC
voltage is just below 3.5 V.

The GDE SAM mode (GDE = Generic Display Engine), allows


the Service Technician to set Geometry and White Tone (Grey
Scale). This mode is controlled by the GDE microprocessor
located on the ASC module. These settings are stored in an
EEPROM located on the ASC module. The GDE SAM displays
the Software version of the GDE microprocessor and the GDE
Errors.
There are three settings for Geometry in the 4x3 aspect ratio
sets and two for the 16x9 aspect ratio sets.
The signal for the 480p mode can be applied to the set via the
HD YPbPr inputs or from the SSB when the set is in the NTSC
mode. All Geometry alignments for this mode should be done
with an NTSC signal selected.
Adjustments for the 1080i should be done with an HD 1080i
signal applied to the set. The 4x3 aspect ratio sets have both a
Full and Compressed mode that requires alignment.
The Service Blanking selection (SERV BLANK) will blank the
bottom half of the picture. This selection is useful when
adjusting the Yokes to level the picture.
The Clamp Pulse should be set to Normal for a 480p or NTSC
signal. It should be set to 1080i for an HD signal.
The Convergence Processor selection will enable or disable
Convergence drive. Convergence should be disabled when
performing Cantering or Geometry alignments.

IF AFC TUNER 2 (if present)


Use the same procedure as described above (under IF AFC)
with the set switched to the DW source.
IF LPRIME AFC TUNER 2 (if present)
Use the same procedure as described above (under IF
LPRIME AFC) with the set switched to the DW source.
TUNER AGC TUNER 2
Use the same procedure as described above (under TUNER
AGC) with the set switched to the DW source. Measure on pin
1 of the DW Tuner.

8.3.2

LUM. DEL. (Luminance Delay)


With this alignment, you place the luminance information
exactly on the chrominance information (brightness is pushed
onto the colour). Use a colour bar / grey scale pattern as test
signal.

GDE SAM
Specifications:
Set display mode in service mode.
Service blanking.
Set geometry.
Preset picture.
Set white tone.
Convergence disable for setting geometry.

IF LPRIME AFC
Same procedure as described above but with other signal
source (SECAM L').

BLEND INTENSITY
Use this alignment when you replace the microcontroller or the
HOP. It aligns the level of transparency of the menu-picture
blended into the main-picture.
Position the "Brightness", "Contrast", and "Colour" setting in
the middle position (in the customer "Picture" menu).
1. Apply a signal with a 100 % white video pattern (white
raster).
2. Connect an oscilloscope to pin 8 of connector 1298 of the
CRT panel and measure the Red output level.
3. Align the BLEND INTENSITY parameter so that the
blended signal is 65 % of the black-white amplitude. This
will be about 1.3 V (blended signal) versus 2 V (full white
signal).
4. The parameter can be adjusted from 0 to 31.

LUM. DELAY PAL BG: Apply a PAL BG colour bar / grey


scale pattern as a test signal. Adjust this parameter until
the transients of the colour part and black and white part of
the test pattern are at the same position. Default value is
"9".
LUM. DELAY PAL I: Apply a PAL I colour bar/grey scale
pattern as a test signal. Adjust this parameter until the
transients of the colour part and black and white part of the
test pattern are at the same position. Default value is "9".
LUM. DELAY SECAM: Apply a SECAM colour bar/grey
scale pattern as a test signal. Adjust this parameter until
the transients of the colour part and black and white part of
the test pattern are at the same position. Default value is
"11".
LUM. DELAY BYPASS: apply a NTSC colour bar/
greyscale pattern as a test signal. Adjust this value until the
transients of the colour and black and white part of the test
area are at the same position. Default value is "10".

8.4

Convergence and Geometry Adjustments

8.4.1

Introduction
If the ACS module has been replaced, the following
adjustments will be required in the order as shown:
1. Geometry.
2. Convergence.
3. Grey Scale (White Tone).
If the Large Signal Board (LSB) has been changed the
following adjustment are required:
1. Geometry.
2. Convergence.
If one or more CRTs have been replaced:
1. Geometry.
2. Convergence.

www.sharatronica.com

Alignments
3. Grey Scale (White Tone).

8.4.4

Screen Centring

8.4.5

Note: Only perform the Screen Centring for the first mode to be
adjusted. Do not repeat the adjustment for the other modes.
8.4.3

Geometry Alignment
The Geometry alignment data is stored in the NVM, located on
the ACS module. Whenever the ACS module or the Large
Signal Board (LSB) have been changed, a Geometry alignment
will be necessary. The Geometry Alignment is performed in the
GDE SAM alignment mode. Make sure the set is in the mode
in which you wish to align before entering the SAM mode. Use
the AV button on the Remote to select the input with a signal,
applied after entering the SAM mode.
Apply a crosshatch pattern to the set. Cursor Down to CONV
PROC in the menu and press the Right Cursor button to select.
This will disable the Convergence drive. Select GEOMETRY in
the menu and enter the following default values for the mode
being adjusted.
Table 8-3 Geometry Default Values
480p 1080i
(full)
Wide blank

Horizontal Shift

21

Horizontal Para 8

7
21
8

E-W Width

30

30

E-W Para

31

31

E-W Trap

31

31

Horizontal Bow

Vertical Slope

36

36

Vertical Ampl

47

47

S Correction

31

31

Vertical Shift

31

31

Fast Blank

Convergence Mode
There are two new screen sizes for the AP region incorporating
a Digital Convergence system using 208 adjustment points.
The Convergence Processor is located on the ACS (Automatic
Convergence System) module. The Convergence drive circuits
are located on the SSP (Small Signal Panel). Data for the
Convergence and Geometry settings are stored in the
EEPROM located on the ACS module.
If the CRTs, the Large Signal Panel (LSP), or the Small Signal
Module (SSM) are changed, a complete Geometry and
Convergence alignment will be necessary.
If the ACS module, the Small Signal Panel (SSP), or CRTs are
changed, a complete Convergence alignment will be
necessary.
To obtain the correct Geometry during Convergence, a
template must be used. There are eight Geometry and
Convergence settings, stored in the EEPROM on the ACS
Module.

Note: Read the complete following text before starting the


alignments.

If one or more CRTs are replaced, it will be necessary to


perform Screen Centring.
1. Place the Convergence Template on the TV screen or
place a string from corner to corner to determine the screen
centre.
2. Apply a centre cross pattern to the TV.
3. Enter the SAM mode, described in the Geometry section
and disable Convergence.
4. Cover the Red and Blue CRTs.
5. Using the Centring rings on the Green CRT, centre the
cross onto the centre of the template.
6. Uncover the Red CRT and centre the Red onto the Green
cross.
7. Follow the same procedure with the Blue CRT.

EN 77

Note: Perform (and store) Convergence alignment after any


changes to the Geometry.

Cursor down to the Alignments level and then Cursor right to


locate the GDE SAM. Press the OK button to enter the GDE
SAM mode.

8.4.2

8.

After entering the default values, the E-W WIDTH, VERTICAL


SLOPE, and VERTICAL AMP should be the only settings
requiring further adjustment.

If the SSM (Small Signal Module has been changed:


1. Convergence.
Enter the Service Alignment Mode (SAM) by pressing the
following key sequence on the remote control transmitter: 0-62-5-9-6-[i+]. Do not allow the display to time out while entering
the key sequence.

DPTV585 AA

www.sharatronica.com

51 inch 16x9 aspect ratio - Use Template ST4183


60 inch 4x3 aspect ratio - Use Template ST4182

Convergence Alignment
Enter the Service Alignment Mode (SAM) by pressing the
following key sequence on the remote control transmitter:
0-6-2-5-9-6-[i+]. Do not allow the display to time out while
entering the key sequence.
Make sure that a signal is applied to the set for the mode being
adjusted.
Make sure that the set is in the mode you wish to adjust before
entering the Convergence Alignment mode.

EN 78

8.

DPTV585 AA

Alignments

MENU

CURSOR KEYS TO ADJUST

CURSOR RIGHT

CURSOR KEYS TO
NAVIGATE

MENU TO CHANGE
STEP SIZE

MENU TO ADJUST
I+

I+ TO RETURN
I+

I+ TO RETURN

GREEN
RED TO GREEN
BLUE TO GREEN
GREEN TO RED
BLUE TO RED
SP RED
SP BLUE
MP RED
MP BLUE
STORE

CURSOR RIGHT TO SELECT


POWER OFF TO EXIT CONVERGENCE

MANUAL CONVERGENCE WO VIDEO


MANUAL CONVERGENCE W VIDEO

I+

0 6 2 5 9 7 I+
RESTORE FACTORY

CONVERGENCE ADJUSTMENTS
SENSOR TEST

MENU

RESTORE DEFAULTS
CURSOR RIGHT TO SELECT
I+ TO RETURN
I+

USE CURSOR KEYS TO HIGHLIGHT


USE MENU KEY TO SELECT
USE STATUS KEY TO RETURN
1

SENSORS NOT VERIFIED


AT LOCATIONS______

MENU TO SAVE DATA


I+ TO RETURN

MENU TO TEST AGAIN


I+ TO RETURN
4

SENSORS OK

MENU TO SAVE DATA

I+ TO RETURN

I+ TO RETURN

E_15000_062.eps
151004

Figure 8-1 Convergence menus


Use the Cursor Up-Down button to highlight the selection.
Press the Cursor Right button to make the selection. In the
second menu:
MANUAL CONVERGENCE WO VIDEO means that the
screen behind the adjustment grid will be blank. This does
not mean that Convergence can be performed without a
signal being applied to the set.
MANUAL CONVERGENCE W VIDEO displays the applied
video behind the adjustment grid.
RESTORE FACTORY loads the values from the last saved
convergence alignment.
RESTORE DEFAULT loads values from the ROM on the
ACS Microprocessor.
RESTORE FACTORY or RESTORE DEFAULT will
overwrite all eight Convergence modes.
If the ACS module has been changed, there may not be data in
the NVM for RESTORE FACTORY. The RESTORE DEFAULT
settings will then be loaded.
An internally generated grid will be displayed in the
Convergence mode as shown on the following page. The
shaded area is the visible screen area. Horizontal lines A and
M are displayed on the top and bottom edge of the visible
screen area. Lines 1 and 15 are also displayed on the left and
right edge of the visible screen area. Vertical line 0 is adjustable
but not visible.

10 11 12 13 14 15

B
C
D
E
F
G
H
I
J
K
L
M

E_15000_063.eps
151004

Figure 8-2 Convergence alignment grid


8.4.6

Single Tube Replacement Convergence


If a single tube has been replaced, it is not necessary to do a
Major Convergence alignment.
1. Enter the Convergence mode and select the adjustment
needed.
2. Select "Red to Green", for example if the Red tube has
been replaced.
3. Adjust the centring rings on the CRT to centre the Red
pattern onto the Green pattern.
4. Starting with the centreline, adjust the Red icon onto the
Green pattern. Best results are obtained when navigating
from left to right. Two or three passes may be necessary to
obtain satisfactory results.

www.sharatronica.com

Alignments
8.4.7

Touch Up Convergence

EN 79

When the RED TO GREEN is complete, select the BLUE TO


GREEN, using the same alignment method as the RED TO
GREEN.
Select STORE to save your the alignments after adjusting each
colour. Each time data is stored; the Intellisense circuit will
recalculate the position of the four sensors in the set.

Green Geometry
Important: Do not make changes to the Green Geometry
without placing a Template over the screen.
The Green Geometry must be done first when performing a
complete convergence alignment. A Screen Template is
necessary to obtain the correct geometry. Failure to use the
Screen Template or mis-adjustment of the convergence will
result in reduced life of the Convergence amplifiers.

8.

When the GREEN geometry is complete, STORE the data.


Remove the template from the screen. Select RED TO GREEN
in the selection menu. Using the same method that was used
to adjust the Green Grid to the Template, adjust the Red Grid
onto the Green Grid. If the set is a later production, select SP
RED to centre the Red grid onto the Green grid. Exit this mode
by pressing the MENU button. Then select the MP RED to
adjust the Red onto the Green using the 35-point adjustment.
When this is complete, select the RED TO GREEN to perform
the 208-point adjustment.

When making minor Convergence corrections, move the


Cursor to the location to be adjusted then press the MENU
button to adjust that location. When in the adjustment mode,
press the MENU button a second time if it is desired to change
the step size of the adjustment. When making minor
Convergence corrections, you may adjust the following:
RED TO GREEN
BLUE TO GREEN
SP RED
MP RED
SP BLUE
MP BLUE
8.4.8

DPTV585 AA

Exiting the Convergence Mode without saving will cause the


alignments to be lost.
Repeat the adjustment for each of the remaining modes.
8.4.9

Figure 8-3 Screen shot of "Green geometry" adjustment


Place the Screen template on the TV screen. Select GREEN in
the selection menu. The Cursor will appear in the centre of the
screen as shown in the picture.
When the ACS module has been replaced, it would be
advisable to load Default settings. Press the MENU button to
adjust, and then use the Cursor buttons to move the Green
cross onto the Template.
The adjustment of the cross has two-step sizes: large and
small. Press the MENU button to toggle between the two.
After a point has been adjusted, press the Index button to
return to Navigate. When Default settings have been loaded,
the left most line that is not visible should be adjusted first.
Adjust the Vertical line 0 while observing line 1 to make line 1
parallel with the left edge of the screen. The adjustment should
only be made in small steps.
Do not adjust any one point more than 1/4 the distance of one
grid in each pass. After the left most line is adjusted, start at the
centre left of the screen and work to the right, aligning the
Horizontal lines. When adjusting the Horizontal lines, best
results are obtained when working from left to right.
After the Centre line is adjusted, go to the next line down until
all of the lines have been adjusted, then work from the centre
up to adjust the Horizontal lines. Using the same method, work
from centre out to adjust the Vertical lines. At least three
passes will be necessary to complete the alignment. Press the
Index button to return to the selection menu.

www.sharatronica.com

Grey Scale Alignment


1. Place the input to the RGB (AUX 5) or YPbPr (AUX 4)
mode. Connect a Computer or Computer monitor
generator to the AUX 5 input or a Component Generator to
AUX 4.
2. Preset the G2 controls counter clockwise.
3. Turn the Green G2 clockwise to make the menu visible.
4. Enter the SAM mode by entering 0-6-2-5-9-6-[i+] on the
Remote Control. Select the GDE mode and select WHITE
TONE.
5. Preset the following registers: Use the Cursor Right-Left
buttons to set the value. Use the Cursor Up-Down buttons
to select the register. Press the MENU button to exit the
WHITE TONE menu.
NORMAL RED CUT-OFF: 14
NORMAL GREEN CUT-OFF: 35
NORMAL BLUE CUT-OFF:6
NORMAL RED DRIVE: 44
NORMAL GREEN DRIVE: 56
NORMAL BLUE DRIVE: 43
6. Set the BRIGHTNESS, PICTURE, and SHARPNESS to
their midpoint position. Select a Black Raster pattern on the
computer or computer monitor generator.
7. Connect an Oscilloscope, set to measure DC, to each
cathode to determine the dominant (lowest) colour.
8. Adjust the SUB BRIGHTNESS control to set the Black
Level equal to 180 Volts on the Oscilloscope.
9. Move the probe to the remaining cathodes and adjust the
corresponding cut-off registers to make the black part of
the waveform at 180 Volts.
10. Set the corresponding G2 control to just make cut-off for
the black part of the waveform for that tube.
11. Remove the Oscilloscope probe.
12. Apply a Greyscale pattern to the set.
13. Adjust the Drive Controls to achieve the proper white
balance. At least one drive should remain 3F.
14. The following Drives and Cut-offs should be set as listed.
These are in the WHITE TONE menu.
COOL CUT-OFF RED: 0
COOL CUT-OFF GREEN: 0
COOL CUT-OFF BLUE: 0
COOL DRIVE RED: -9
COOL DRIVE GREEN: -7
COOL DRIVE BLUE: 0
WARM CUT-OFF RED: 0
WARM CUT-OFF GREEN: 0
WARM CUT-OFF BLUE: 0
WARM DRIVE RED: 0
WARM DRIVE GREEN: 0

EN 80

8.

DPTV585 AA

Alignments

WARM DRIVE BLUE: -8


15.Press the MENU button to return to the SAM menu. Exit the
Service mode by turning the set off.

8.5

Option Settings

8.5.1

Introduction
The microprocessor communicates with a large number of I2C
ICs in the set. To ensure good communication and to make
digital diagnosis possible, the microprocessor has to know
which ICs to address. The presence / absence of these specific
ICs (or functions) is made known by the option codes.
Notes:
After changing the option(s), save them with the STORE
command.
The new option setting is only active after the TV is
switched "off" and "on" again with the Mains switch (the
EAROM is then read again).

8.5.2

8.5.4

Option Codes
Enter the Service Alignment Mode (SAM) by pressing the
following key sequence on the remote control transmitter:
0-6-2-5-9-6-[i+]. Do not allow the display to time out while
entering the key sequence.
Cursor to the OPT. NO. in the SERVICE OPTIONS level.
Locate the option code label on the inside right panel of the
unit and enter the correct codes for the model being serviced.
Example
Group 1: 49483 32801 33055 32793
Group 2: 39897 32768 32768 00000
Note: Remember to cursor to the STORE OPTIONS level and
select OK to save these changes

DEALER OPTIONS
Table 8-4 Dealer options
Menu
name

Subjects

Option
s
Physically in set

Personal Picture Mute Yes


Options
No
Virgin Mode Yes

Auto Store
Mode

TXT
Preference

8.5.3

Picture mute active in


case no picture detected
Noise in case of no picture
detected
TV starts up once with
language selection menu
after mains switch on for
the first time (virgin mode)

No

TV does not starts up


once with language
selection menu after
mains switch on for the
first time (virgin mode)

None

Autostore mode disabled


(not in installation menu)

PDCVPS

Autostore mode via ATS


(PDC/VPS) enabled

TXT
page

Autostore mode via ACI


enabled

PDCVPSTXT

Autostore mode via ACI or


ATS enabled

TOP

Preference to TOP
Teletext

FLOF

Preference to FLOF
Teletext

SERVICE OPTIONS
Table 8-5 Service options
Menu
name

Dual screen

Service Video repro


Options

TXT/EPG Dual
Screen

Yes/No

Lightsensor

Yes/No

2D Combfilter

Yes/No

Pixel Plus

Yes/No

Miscellaneous

Tuner Type

TEDE9/
UV1316

Opt. No.

Group 1
Group 2

www.sharatronica.com

Circuit Descriptions, List of Abbreviations, and IC Data Sheets

DPTV585 AA

9.

EN 81

9. Circuit Descriptions, List of Abbreviations, and IC Data Sheets


9.2

Index of this chapter:


9.1 Introduction
9.2 Power Supplies
9.3 Video
9.4 Audio
9.5 Control/OSD
9.6 List of Abbreviations
9.7 IC Data Sheets

9.1

Power Supplies
The Rectifiers and Standby Supplies are located on the AC
Input Panel. The Main Power Supply is located on the Large
Signal Board (LSB).
In the table below, the models are listed with their respective
voltage requirements. Auto Multi Voltage sets have a voltage
range of 90 to 140 V.

Introduction
Table 9-2 Voltage range overview
This new chassis is being introduced for the Nafta region (USA
and Canada) in 2005/2006 model year. The table below lists
the Model and Chassis numbers.

Model

Voltage Range

51MP6100D/37 90 - 140V nominal 110 V


51PP9100D/37 90 - 140V nominal 110 V

Table 9-1 Model and chassis overview


Model

Chassis

51MP6100D/37 DPTV585

60PP9100D/37 90 - 140V nominal 110 V

Aspect Ratio Destination


16x9
USA/Canada

51PP9100D/37

DPTV585

16x9

USA/Canada

60PP9100D/37

DPTV585

16x9

USA/Canada

9.2.1

Overall Power Supply Block

This chassis is derived from a previous introduced chassis but


is prepared for ATSC reception. The chassis has NTSC and
ATSC tuning capability. The digital broadcast formats it tunes
are 8VSB and QAM. The set has the capability of displaying the
1080i, 480p, 480i and 720p high definition component
analogue inputs. All are converted and displayed as 1080i. The
1fH RF inputs can be NTSC. The 1fH AV inputs can be YPbPrcomponent, composite, or SVHS and are diplayed as 480p.
Some of the highlights are:
TV-off air systems (NTSC).
NTSC (3.58 - 4.5 MHz).
HD signal inputs are analogue.
Component in.
ATSC digital in (8VSB and QAM).

E_15000_066.eps
151004

Figure 9-1 Power supply block diagram

The sets have 1fH multi-system composite, SVHS, and


component inputs. The External 1fH or TV RF signals are fed
to the Picnic and Eagle circuits, where the user can select
between 100 Hz Digital Scan or Double lines.
External input systems:
NTSC 3.58 MHz
480p, 480i, 1080i, 720p component input
All of the sets, based on the PEMG and have a 16x9 aspect
ratio. There are eight different scan modes with each requiring
separate geometry and convergence settings. Each of the
modes has separate geometry and convergence data, stored
in the NVM, located on the ACS (Automatic Convergence
System) module.
Sound System processing is performed on the SSB (Small
Signal Board). This is a multi-system sound decoding
processor. The audio amplifier is located on the SSM (Small
Signal Module). This is a digital amplifier; 10 Watt (2 x 5 Watts)
for the 51 and 20 Watt (2 x 10 Watts) for the 60. There is also
a Headphone output, located on the Side Jack Panel. The
headphone amplifier is located on the SSM.
Sound system:
51: 10 W (2x5W) Audio.
60: 20 W (2x10W) Audio.
Headphone Out.
Speaker "on"/Off.

www.sharatronica.com

The bridge rectifiers and Standby supply are located on the AC


Input Panel. The Main Power supply is located on the Large
Signal panel. A mains switch switches the AC power to the
bridge rectifier, located on the AC Input panel. This switch must
be turned "on", to place the set in the Standby mode. The
Standby supply produces a +5 Volt standby voltage. In the
Standby mode, the set consumes less than 1 W of power.
When the set is turned "on", the microprocessor on the SSB
causes the STANDBY line to go "low", switching the Standby
supply to produce +15 V, +9 V, and +5.2 V sources. It also turns
the Main Power supply "on", which produces the Audio, +35, 35, +22, -22, +130 V_S, and +130 V_HV supplies. The +130
V_S supply is for the Horizontal Output section. The +130
V_HV supplies power to the High Voltage section.

EN 82
9.2.2

9.

DPTV585 AA

Circuit Descriptions, List of Abbreviations, and IC Data Sheets

AC Input Board

F_15120_040.eps
090805

Figure 9-2 AC input board


The AC Input circuit is located on the AC Input panel. AC power
is connected to the AC Input panel via connector 1505. A 6.3
Amp Fuse, 1506 provides overcurrent protection. The Neutral
side of the AC line is connected to a series of Spark Gaps,
1529, 1530, and 1531 to the Tuner Ground to protect the set
from voltage surges. AC voltage is fed to Bridge rectifiers 6500
9.2.3

and 6402. Bridge 6500 provides the RAW B+ to the Main


Power supply located on the LSB. The Neutral side of the AC
line is also connected to the STARTUP for the Main supply.
This provides the Startup voltage for the Main supply.Bridge
6502 provides the Raw DC for the Standby supply.

Standby Power Supply

F_15120_039.eps
090805

Figure 9-3 Standby power supply circuit


When power is applied to the set, Capacitor 2533 begins
charging via startup Resistor 3527. When the voltage on Pin 4
of 7510 reaches approximately 19 volts, the IC begins
switching Pin 1 of 7510. When Pin 1 goes Low, current flows
through the windings of 5501 via Pins 8 and 6. Energy is
coupled to the secondary windings. Operating voltage for the
Standby supply after startup is supplied by windings connected
to Pins 2 and 3. The +5STDBY is the reference supply for the
regulation circuit. The +5STDBY supply is fed to the input of
Shunt Regulator 7516 which drives Optoisolator 7511. If the 5volt supply

increases, 7511 will turn on harder, reducing the feedback


voltage on Pin 6 of 7510. If the 5 volt supply decreases, the
voltage on Pin 6 will increase, causing the internal switch of
7510 to stay on longer.
Over voltage protection is accomplished by monitoring the
voltage on Pin 5 of 7510. Voltage from Pin 2 of 5501 is rectified
by Diode 6511 and is fed to Pin 5 via diode 6514. If this voltage
goes above a certain level, 7510 will turn Off. If the DC voltage
feeding 7510 decreases, the Feedback voltage on Pin 6 will
increase. To prevent the IC from being overdriven, the voltage
on Pin 6 is limited to 5 volts. In normal operation, DC from the

www.sharatronica.com

Circuit Descriptions, List of Abbreviations, and IC Data Sheets


bridge rectifier is fed to the base of 7512, keeping it turned On.
This keeps Transistor 7513 turned Off. If the DC voltage drops
to approximately 75 volts, Transistor 7512 will turn Off,
Transistor 7513 will turn On, putting the anode of Zener 6516
to ground, clamping the voltage on Pin 6 at 5 volts.
The Standby supply produces the +5STDBY, +6VD supplies
when power is applied to the set. The +6VD supply feeds 7507
which produces a +3V3D supply. When the set is turned On,
the Standby line from the microprocessor on the SSB goes
Low. Transistor 7502 turns Off, turning Transistor 7500 On.
7500 turns Transistor 7505-1 On, switching the +15 volt supply
On. The +15 volt supply also feed regulator 7508 to produce
the +9 volt supply. Transistor 7505-2 also turns On, switching
the +5V2 supply On.

DPTV585 AA

9.

EN 83

Under voltage Detection

E_15000_069.eps
151004

Figure 9-4 Under voltage detection circuit


If the 15-Volt supply drops below 11.2 Volts, transistor 7221 will
turn "off". The 5-Volt standby supply will be applied to the base
of 7220 (Figure " Standby power supply circuit") via resistors
3262 and 3263. This will cause the +15UV line to go "high". In
the Standby mode, the Standby line is "high" turning transistor
7222 "on". When the set is turned "on", 7222 turns "off".
Capacitor 2296 provides a delay to prevent the +15UV line
from going "high" before the +15V supply turns "on".
This circuit can be defeated by grounding the base of transistor
7220. When repairs are complete, this jumper should be
removed.

9.2.4

Main Power Supply

E_15000_070.eps
151004

Figure 9-5 Main power supply circuit


The Main Power supply is located on the Large Signal panel.
The Main B+ voltage from the Input panel is applied to the Main
Power switching transistor, 7301, via Pins 6 and 8 of
transformer 5300. This voltage is protected by fuse 1300 and
filtered by choke 5330. The Standby line goes "low" when the
set is turned "on". Transistor 7309 is turned "off", which turns
7300 "on". This turns relay 1305 "on". The Start-up voltage is
applied to capacitor 2303 via resistor 3300. When 2303
charges to 14.5 Volts, the under-voltage lockout of 7302
connected to pin 1 is turned "on". Drive is output on pin 3 to the
switching FET, 7301. This signal drives 5300 to produce the
Main Power supply voltages. IC 7302 will continue to drive

www.sharatronica.com

5300 until the charges on capacitor 2303 drop below 9.4 Volts.
The Under voltage Lockout of 7302 will then turn the output on
pin 3 "off" until 2303 again charges to 14.5 Volts. After several
start-up cycles, the operating voltage for 7302 is supplied by
pin 10 of 5300.
Regulation is accomplished by monitoring the 130V_S supply
via resistors 3324, 3350, 3323, and 3322. The feedback
voltage is applied to the Shunt Regulator 7304, which drives
the feedback opto-isolator 7303. The feedback voltage is
applied to pin 14 of 7302. The voltage is fed to comparator "C"
which is referenced to 2.5 Volts. This output of this comparator

EN 84

9.

DPTV585 AA

Circuit Descriptions, List of Abbreviations, and IC Data Sheets

sets the reference voltage for comparator "B", which is


compared with the voltage on the source of 7301. This voltage
is developed when 7301 turns "on", causing current to flow
through resistors 3308 and 3309. If 7301 fails, Resistors 3308
and 3309 should be replaced. These are one percent tolerance
resistors.

Power Fail Shutdown

The Main Power supply produces: +130 V, +35 V, +22 V, -22


V, -35 Volt, a plus audio supply, and a minus audio supply. The
Audio supply is a plus and minus 23 Volts. This supplies the
digital audio amplifier located on the SSM (Small Signal
Module).
When troubleshooting, notice that the Hot Ground for the Main
Power supply is separated from the main Hot Ground on the
AC Input Panel by Choke 5330. To ensure correct readings,
use the Hot Ground in the Main power supply. If the power
supply is overloaded or the operating voltage is missing, the
voltage on pin 1 of the IC should be changing between 9.4 and
14.5 Volts. Each time the voltage reaches 14.5 Volts, drive
should appear on pin 3 of the IC. If a voltage is present on pin
1 that is greater than 14.5 Volts and there is no drive on pin 3,
the IC should be replaced. If drive is present on pin 3, check for
drive on the Drain of 7301. If drive is present here, check for a
short on the 130 Volt lines, a problem in the feedback circuit, or
a problem with the operating voltage.

9.3

E_15000_071.eps
151004

Figure 9-6 Power fail shutdown circuit


The +22 Volt supply is rectified by 6306 and the -22 Volt supply
is rectified by 6307. The voltage on pin 18 of 5300 is monitored
to detect a failure of the AC supply to the set. This circuit
signals the microprocessor in the event that AC is removed
from the set while it is turned "on". The voltage from pin 18 is
rectified by 6318 and is applied to the Shunt Regulator 7305.
Shunt Regulator 7305 is turned "on", keeping the Power Fail
and Protect lines Low. When AC is removed while the set is
"on", 7305 will turn "off" fast. This is because the filter capacitor
for the input to 7305 is small. When 7305 turns "off", the Power
Fail line goes "high" from the voltage on the +22 Volt line. The
microprocessor will shut the set down while it still has voltage
to operate.

Video

E_15000_072.eps
151004

Figure 9-7 Video signal block diagram


The HDR2004 is a multi-system PTV. It will accept:
RF inputs from NTSC, PAL, or SECAM.
Composite or SVHS inputs from NTSC, PAL, or SECAM
sources.
Component YPbPr inputs from 1fH NTSC, PAL, or
SECAM.
YPbPr or RGB inputs from 480p, 576p, or 1080i sources.
Composite Video or SVHS YC from the Side Jack panel is fed
to the video switch, located on the SSM (Small Signal Module).
The SSM video switch selects between the composite inputs or
SVHS inputs of the Side Jack panel or the inputs, located on
the SSM. AV1 and AV2 inputs are located on the SSM. AV3 is

the Side Jack panel input. Selected composite video or YC is


fed to the SSB (Small Signal Board), which plugs into the SSM.
PAL, SECAM, or NTSC component video YPbPr is buffered
and fed to the SSB. Selected composite video is fed to the PIP
panel for the PIP window picture information. IF from the tuner
located on the SSM is fed to the SSB. Composite video from
the SSB, which is developed from the main Tuner, is fed to the
Video Output jack on the SSM. Switching "on" the PIP panel
selects between video from the Tuner on the PIP panel or
selected Video from the SSM. YUV for the main picture from
the SSB is fed to the PIP panel for the Picture in Picture
information to be inserted. After insertion of the PIP
information, the YUV signal is fed back to the SSB. A line

www.sharatronica.com

Circuit Descriptions, List of Abbreviations, and IC Data Sheets


doubler circuit on the SSB, called the Feature Box, changes the
interlaced 625 or 525 signal to a Progressive Scan 480p, 576p,
100Hz, or 120 Hz signal. This YUV signal is buffered and fed to
the SSM where it is buffered before being fed to the HOP (High
end Output Processor) panel. The HOP panel has the HD input
jacks and DB15 RGB input. These inputs can be either 480p,
576p, or 1080i. The Video processing circuits on this panel
perform the Colour, Tint, Brightness, and Contrast adjustments
for the video. Signal selections between the signal from the
SSB and the HD inputs are performed on the HOP panel. Sync
processing and selection is also performed on the HOP panel.
Red, Green, and Blue drive from the HOP panel is fed to the
three CRT panels.

9.3.2

DPTV585 AA

9.

EN 85

SSM composite Inputs

There are two sets of connectors, labelled YPbPr. The one on


the SSM is for NTSC signal levels only. The one on the HOP is
for 1080i, 576p, or 480p Progressive Scan only.
E_15000_074.eps
181004

1fH Horizontal (Line) and Vertical (Frame) drive from the SSB
is fed to the HOP via the SSM. The HOP panel selects between
the sync from the SSB or the external HD inputs. These signals
are processed on the HOP before being sent to the LSB.
9.3.1

Figure 9-9 CVBS (composite) video inputs


The composite inputs are located on the SSM. There are two
composite or SVHS inputs. A connector in the SVHS inputs will
mute the composite inputs when the cable in plugged into the
SVHS input. A connector in the SVHS inputs will cause a
voltage change on the SEL-SVHS-RR_STATUS2 line. This will
signal the microprocessor that something is connected to that
input.

Side Jack Panel

9.3.3

SSM Video Switching

E_15000-073.eps
151004

Figure 9-8 Side Jack circuit


The Side Jack panel has a composite Video and SVHS input.
When there is a connector in the SVHS input, the composite
input is muted. Resistors 3001, 3002, and 3000 on the Video,
Y, and C lines provide 75-ohm impedance matching. If a cable
is plugged into the SVHS connector, the line connecting
resistor, 3029, to ground is removed causing the voltage on the
Y/C_CVBS_SENSE_FRNT line to increase. This signals the
microprocessor to switch the video switching circuits from
composite video to YC In.
There is also a left and right channel audio input.

www.sharatronica.com

E_15000_075.eps
181004

Figure 9-10 Video switching on SSM


IC 7017, located on the SSM, performs the Video and Audio
switching for the composite inputs to the SSM. Selected Y or
composite video is output on pin 1 before being fed to the SSB.
Selected C is output on pin 3 and is fed to the SSB. Selected
composite Video for the PIP window is output on pin 39 and fed
to the PIP panel. If an SVHS source is selected for the PIP
window, the YC is combined in 7017 and output on pin 39. IC
7017 is controlled by the microprocessor via the I2C SDA and
SCL lines on pins 33 and 32.

EN 86
9.3.4

9.

DPTV585 AA

Circuit Descriptions, List of Abbreviations, and IC Data Sheets

SSB Video Switching

9.3.5

SAW Filter Switching

E_15000_077.eps
181004

Figure 9-12 SAW filter switching circuit


The HDR2K3 AP set has a Multi-System tuning system. Since
NTSC uses a 6 MHz bandwidth and PAL/SECAM uses an 8
MHz bandwidth, it is necessary to have separate SAW filters.
The LMN line switches between PAL/SECAM and NTSC.

E_15000_076.eps
181004

The LMN line goes "high" in the NTSC mode. Transistor 7405
turns "on" causing a short at the junction of resistor 3406 and
capacitor 2406, removing the signal to the PAL/SECAM SAW
filter (item 1408-A). Transistor 7401 is turned "off". Diode 6402
is forward biased via resistors 3410 and 3406, causing signal
to be applied to pin 2 of 1410-A, and the NTSC SAW filter.

Figure 9-11 Video switching on SSB


Selected composite video from the SSM is fed to the HIP 7323,
located on the SSB. IF from the main Tuner, located on the
SSM, is fed to the SSB via connector 1020 to the switchable
SAW filters 1408 and 1410. Refer to Figure "SAW filter
switching circuit" for description of the SAW circuits. IF from the
SAW filters is then fed to Pins 2 and 3 of 7323. composite Video
is output on pin 10 and is buffered by 7411. Video is then fed to
the switchable Sound traps. Refer to Figure "Sound trap
switching circuit" for a description of the Sound Traps. Output
from the Sound traps is buffered by 7322 and fed to pin 14 of
7323. IC 7323 then selects between the Tuner Video and
selected composite Video or Luminance from the SSM on pin
20. If the signal selected is composite video, it is output on pin
26 and buffered by 7320. It is then fed to the Three Line Comb
filter, 7307. Luminance is output on pin 14 and fed back to 7323
on pin 28. Chroma is output on pin 16 and fed to pin 29. The
internal Chroma switch selects between the output of the Comb
filter or external Chroma on pin 21. Selected Chroma is fed to
the internal Demodulator, which outputs UV to the YUV switch.
Selected Luminance is fed to the internal Delay and to the YUV
switch.
The YUV switch selects between the YUV from the internal
decoder and YUV from the YPbPr inputs located on the SSM.
The microprocessor, located on the SSB, via the I2C buss,
SDA-F and SCL-F, controls the HIP 7323. The YPbPr signals
for NTSC are fed through buffer amplifiers on the SSM before
being fed to the SSB. The selected YUV signal is output on
Pins 49, 50, and 51 to the PIP/DW circuit via connector 1682.
The Y or Luminance signal is fed to the internal Sync Separator
to develop Line and Frame sync. This sync is output on pin 60
and 61. pin 60 is the Line sync while pin 61 is the Frame sync.
Line sync is also output on pin 59 to synchronize the Three Line
Comb filter. When the Component input is selected by the YUV
switch (a DVD player for example), the Y signal is selected by
7017 on the SSM and fed to pin 20 of 7323. The selected Y
signal is then fed to the internal Sync Separator.

The LMN line goes "low" in the PAL/SECAM mode. Transistor


7405 turns "off", allowing signal to be applied to pin 2 of 1408A, the PAL/SECAM SAW filter. Transistor 7401 is biased "on"
via resistors 3409 and 3407. This prevents the signal from
reaching pin 2 of 1410-A.
9.3.6

3D Comb Filter

E_15000_078.eps
181004

Figure 9-13 3D Comb Filter circuit


The 3D Comb Filter is used in NTSC only sets. This is a
separate PC board, which plugs into the System board. The
video signal is buffered by 7008 and 7009. Transistors 7010,
7015, 7016, and 7017 separate the Sync from the composite
video. The Sync is fed to pin 76 of 7023. The composite video
is buffered by 7011 and fed to a 6 MHz filter, 5006. This
prevents any high frequency signals from causing any
problems with the A/D conversion. The signal from 5006 is
buffered by 7012 and fed to pin 88 of 7023. A full frame 3D YC
separation is performed by the YCS circuit. The Y and C
signals are buffered and fed to 6 MHz filters, 5003 and 5004.
The YC signals are then fed back to the SSB via the SSM.

www.sharatronica.com

Circuit Descriptions, List of Abbreviations, and IC Data Sheets


9.3.7

Sound Trap Switching

9.3.8

DPTV585 AA

9.

EN 87

1fH Component Buffer Amplifiers

E_15000_079.eps
181004

Figure 9-14 Sound trap switching circuit


Composite video is output on pin 10 of 7323 and buffered by
transistor 7411. The signal is then applied to the 5.5 MHz trap,
1406. In the PAL/SECAM mode, the LMN line is Low, switching
transistor 7407 "on", causing the signal to bypass 1407, the 4.5
MHz filter. The video is then buffered by transistor 7322 before
being applied to pin 14 of 7323.
In the NTSC mode, the LMN line goes "high" and transistor
7406 turns "on", switching the 4.5 MHz SAW filter "on".
Transistor 7407 is turned "off".

E_15000_080.eps
181004

Figure 9-15 Component (YPbPr) buffers


The Y signal is buffered by transistors 7800 and 7801. This is
an impedance matching and YPbPr to YUV circuit. This circuit
does not invert the signal. The Pb signal is amplified by 7802
and buffered by 7803. The Pr signal is amplified by 7804 and
buffered by 7805. The Pb and Pr signals are inverted.
Feature Box

16b

7719
FM3

MP

16b

F 16b
TO
EAGLE

VERT
PEAK
D

G 16b

16b
16b

MOTION
ESTIMATOR

DE-INTERLACER

UPCONVERSION

C
7717
FM2

B
DYNAMIC
NOISE
REDUCTION

7718
FALCONIC
SAA4992

27

26

MP

MF
TO EAGLE
SN-DA

SN-CL

16b

7714
FM1

1682
6
Y-PIP+MAIN-IN

8
U-PIP+MAIN-IN

23

25

CLAMP

CLAMP

AGC

AGC

BUS C

A/D

PREFILTER

A/D

PREFILTER

TIME
BASE
CORRECTION

MUX

12

BUS D

NOISE
REDUCTION
TRIPLE
DAC

TRIPLE
ANALOG
FILTER

14
NOT
USED

HISTOGRAM
9
V-PIP+MAIN-IN

HA50

26

CLAMP

AGC

15

A/D

PREFILTER

28

18
SYNC
PROCESSING

VA50

19

29
MICROCONTROLLER CORE

SDA-F

PROGRAM
ROM

4
5

7611
PICNIC
SAA4978

DATA

SCL-F

ADDRESS

9.3.9

7716
EPROM
E_15000_084.eps
181004

Figure 9-16 FBX block diagram

www.sharatronica.com

EN 88

9.

DPTV585 AA

Circuit Descriptions, List of Abbreviations, and IC Data Sheets

The circuit located on the SSB labelled the Feature Box


performs the digitising, line doubling, and picture resizing. The
main functions are performed by 7611, PICNIC (PICture
improvement Network IC), and 7718, FALCONIC (Field And
Line Converter and Noise reduction IC). The PICNIC IC
performs the A/D Analogue-to-Digital conversion while the
FALCONIC performs the Line Doubling. The FALCONIC also
performs the Super Zoom, Panoramic, 4:3, Movie Expand
14:9, Movie Expand 16:9, 16:9 Subtitle, and Widescreen
picture format conversions.

9.3.10 Eagle

7722
FM4

16b
54

INPUT
MUX
7723
FM5

Data is output from the PICNIC to FM1 (Field Memory), IC


7714. The Fields are ready by 7718 to the Dynamic Noise
Reduction circuit and to the processor. The De-Interlace writes
the Field data to Field Memory 2, 7717 and Field Memory 2,
7719. The Processor then reads the Field memories to convert
the signal to a progressive scan signal. A Motion Estimator
processes moving blocks in the picture to produce a natural
motion. The processors resize the picture to fit the format
selected by the user. However the picture appears to be
formatted, the output is always a 480P or 576P format. The
Signal is output on two 16-bit busses, F and G, to the Eagle
processor.
The FALCONIC is controlled by the microprocessor in the
PICNIC. The PICNIC is controlled by the Fast clock and data
line from the OTC. The PICNIC communicates with the
FALCONIC and the Eagle via the SN clock and data line. This
is called a SNERT interface. SNERT is a No parity Eight-bit
Reception and Transmission interface.
Horizontal and Vertical sync is output on Pins 18 and 19.

VERT
HORIZ
PEAK

SCALING

63

YUV
FORMAT

16b

SN_CL

The YUV signal is fed to the PICNIC on Pins 23, 25, and 26.
Horizontal and Vertical Sync is fed to the IC on Pins 28 and 29.
The signals are fed to a Clamping circuit to limit the sampling
range, an AGC, and a Prefilter circuit. It is then fed to a triple A/
D converter, Time Base Corrector, Noise Reduction and
Histogram circuit, and a Multiplexer. The Prefilter circuit limits
the bandwidth of the signals to prevent aliasing. Aliasing shows
up as artefacts in the picture, which is caused by under
sampling. The Multiplexer combines the three data streams.

7731 7728
Y_EAGLE_E

D/A

73

SNERT
INERFACE

CONTROLS

7724
EAGLE

SN_DA

28
SYNC
29

7732

7729

7733

7730

U_EAGLE_E
V_EAGLE_E

HD_E

VD_E
E_15000_085.eps
181004

Figure 9-17 Eagle


The Eagle circuit provides Skin tone correction, Blue stretch,
and Green Enhancement. In versions, equipped with the Pixel
Plus feature, the Eagle IC performs the corrections for this
mode.
The video frames are sent to FM4 and FM5, 7722 and 7723,
memories from the FALCONIC IC. These memory ICs hold the
frame data until they are required for processing by the Eagle.
The Input Multiplexer selects which frame is to be read. The
Vertical and Horizontal Peaking circuit sharpens the edges and
adds blue pixels to enhance the picture. This circuit is part of
the Pixel Plus processing.
The Scaling circuit scales the picture to a 100 Hz Digital Scan,
75 Hz Digital Scan, 576 progressive, or 480p progressive. If the
input signal is from an NTSC source, only 75 Hz or 480p is
available. The signal is converted to an analogue format and
output on Pins 54, 63, and 73. Sync is output on Pins 28 and
29. The signal is then fed to a buffer circuit on the SSM and
then to the HOP. The Eagle is controlled by the microprocessor
in the PICNIC IC via the SNERT interface. The Eagle outputs
an analogue YUV signal to the SSM (Small Signal Module).

9.3.11 ATSC module

F_15120_042.eps
090805

Figure 9-18 ATSC module

www.sharatronica.com

Circuit Descriptions, List of Abbreviations, and IC Data Sheets


Component video from the YPbPr input is fed to U1201, switch.
The YPbPr input on the ATSC module can be 480i, 480p, 720p,
or 1080i. The A/D, U201 shares a 16bit bus with the HDMI
receiver. Only the Philips version has the HDMI input. The
Customer selected signal is fed to U201, the ATSC processor.
The ATSC processor enhances and rescales the signals from
these inputs. The ATSC tuner, U701, is fed to the IF section,
U703, and then to filters U704 and U703. The ATSC processor
can decode either 8VSB terrestrial, 64QAM, or 256QAM
signals.

DPTV585 AA

9.

EN 89

The input to the HOP panel can be RGB or YPbPr via the cinch
connectors. The RGB or YPbPr signal can be either 480p,
720p progressive scan or 480i, 1080i interlaced.
IC7210 selects between the output of the ATSC panel and the
YUV signal from the SSM.
The switch is controlled by the VS2 switching signal.
9.3.14 HOP Signal Processing

The output of the ATSC processor is fed to the POD processor


IC. Most of the POD processing circuit is not present since this
set does not have that feature. Two memory ICs, U502 and
U503 stores the picture information while the video is being
processed. The analog YPbPr 1080i signals are output to the
HOP module.

The Y/G, B/Pb, and R/Pr signals are fed to their respective
sharpness controls. If the input is a YUV signal, the Y signal is
fed to pin 28 of 7600. The U and V signals are fed to the Tint
Control circuit and then to Pins 27 and 26 of 7600. If the input
is RGB, the signals are fed to Pins 31, 32, and 30 of 7600 to an
RGB to YUV converter. When RGB input is used, there is no
Tint control available for the signal.

9.3.12 SSM HOP Buffer Amplifiers


The input selector switch in 7600 selects between the YUV on
Pins 28, 27, and 26 or the output of the internal RGB/YUV
converter. The signal is fed to the RGB insertion circuits where
the OSD is inserted. The signal is then fed to a White Point
circuit and then to the Output Amplifier. The White Point and
Output Amplifier have the Drive controls and Cut-off controls.
Input from the ABL line on Pins 43 makes adjustments in the
brightness levels to adjust for changes in beam current. The
AKB pulses from the CRTs are fed to pin 44 to the Cathode
Calibration circuit. The Cathode Calibration circuit adjusts the
Cut-off levels of the CRTs to maintain the correct grey scale
tracking. When the set is first turned "on", a calibration pulse is
output on the RGB lines. The Cathode Calibration circuit
monitors this pulse on the AKB line to set the Black level and
the maximum drive voltage for the cathode. Once the
Calibration has taken place, the Output Amplifiers switches to
the RGB drive signal as the output.
Horizontal and Vertical Sync is fed to 7600 on Pins 23 and 24.
IC 7600 processes the sync to provide the geometry for the
picture. Horizontal drive is output to the sweep circuit on pin 8.
Vertical drive is output on Pins 1 and 2. East West drive is
output on pin 3. Sandcastle (SCO) is output on pin 9. Horizontal
Feedback (HFB) from the sweep circuit is fed into the Phase
Loop to phase correct the Horizontal drive.

E_15000_086.eps
181004

Figure 9-19 SSM YUV-buffers


The Y-SSB, U-SSB, and V-SSB signals are fed to buffer
amplifiers, located on the SSM. Transistors 7806 and 7807
buffer the Y signal. The U signal is buffered and inverted by
transistors 7810 and 7811. The V signal is buffered and
inverted by transistors 7808 and 7809. The YUV signal is then
fed to the HOP panel via connector 1250.
9.3.13 HOP RGB/YUV Switching

1151
3
From
ATSC 1
module
5

F_15120_041.eps
090805

Figure 9-20 RGB/YUV switching

www.sharatronica.com

IC 7600 is controlled by the microprocessor via the I2C buss on


Pins 10 and 11. Geometry and Drive settings are stored in the
Memory IC located on the HOP panel.

EN 90

9.

DPTV585 AA

Circuit Descriptions, List of Abbreviations, and IC Data Sheets

E_15000_088.eps
181004

Figure 9-21 HOP signal processing


9.3.15 HOP Sharpness Control

signal, it is amplified by 7412 and buffered by 7413. If the input


was a U signal, it is buffered by 7414.
9.3.16 HOP Tint Control

E_15000_089.eps
181004

Figure 9-22 HOP sharpness control


The Sharpness controls for the YUV/RGB signals are located
on the HOP panel. Since all three circuits are basically the
same, only the Blue one will be discussed.
The Blue signal is fed to pin 1 of 7410. It is also fed to a Low
Pass filter consisting of 5411 and 5410. This path is amplified
by transistor 7411. The Low Pass filter blocks the higher
frequencies as well as shifting the phase of the signal. The
output of the Low Pass filter is also fed to pin 4 of 7410. The
mixing of these two-phase shifted signals only allows the High
frequency component to be amplified and output on pin 12. The
gain of the High frequency component is controlled by the
Sharpness voltage, which is applied to Pins 8 and 10. The two
signals are combined at pin 12 of the IC. If the input was a Blue

E_15000_090.eps
181004

Figure 9-23 HOP tint control


IC 7510 amplifies the U signal while 7520 amplifies the V
signal. The Tint control voltage changes the balance between
the U and V signals to change, causing the tint of the picture to
change.

www.sharatronica.com

Circuit Descriptions, List of Abbreviations, and IC Data Sheets


9.3.17 HOP RGB Amplifiers

DPTV585 AA

9.

EN 91

9.3.19 CRT Panel

E_15000_093.eps
181004

Figure 9-26 RGB amplifiers on CRT panel


E_15000_091.eps
181004

The Red, Green, and Blue signals from the HOP panel are fed
to their respective CRT panel. The signal is fed to the emitter of
7200 and then to 7202 on each panel. The output of 7202 is fed
to pin 2 of 7201, which drives the cathode of the CRT. AKB
drive is output on pin 7 and fed to the HOP panel.

Figure 9-24 HOP RGB amplifiers


The output of 7600 is fed to the RGB amplifiers before being
fed to the CRTs. Transistors 7720 and 7721 buffer the Blue
output on pin 42. The B-BIAS control voltage controls the gain
of this circuit. Transistor 7730 provides an additional voltage
gain for the signal.

9.3.20 HOP Sync Switching and Processing

Items 7710 and 7711 buffer the Green output from pin 41 of
7600. The G-BIAS controls the gain of the circuit.
The Red output from pin 40 of 7600 is buffered by 7700 and
7701. The R-BIAS controls the gain of the circuit.
The drive of the Red and Green outputs is compared with the
Blue drive by 7900-A. The difference signal is fed back to 7600
via the ABL line. If the Blue CRT is driven harder than the
Green and Red CRTs, the inverting input on pin 2 will become
greater than the non-inverting input on pin 3, resulting in the
output on pin 1 to go Low. The ABL line will go Low, causing
7600 to reduce the drive to all of the CRTs. This circuit prevents
the Blue tube from being over-driven.
9.3.18 HOP Analogue Control

E_15000_092.eps
181004

Figure 9-25 IC7800 HOP analogue control


IC 7800 develops the analogue control voltage for the HOP
panel. The I2C bus controls the IC. This IC is located on the
HOP panel.

www.sharatronica.com

E_15000_094.eps
181004

Figure 9-27 HOP sync processing


Horizontal and Vertical Sync from the SSB is fed to the HOP
panel via the SSM panel, when NTSC is used as the signal
source. In sets with the D Shell RGB input, 7110 switches
between the Vertical and Horizontal Sync on the cinch
connectors or the Sync from Pins 13 and 14 of the D Shell
connector. IC 7210 selects between the output of 7110 and the
Sync from the SSB. For separate Horizontal and Vertical Sync,
the output of 7210 is fed to the multiplexer IC 7330, which is
used as a switch. In the case of Sync on Y or Sync on Green,
pin 19 of 7210 is fed to pin 18 of 7210 to a Sync Separator. If
separate Horizontal Sync is present, the internal detector in
7210 turns the Sync Separator "off". The Sync output on pin 17
is fed to a Low Pass Filter, which separates the Vertical Sync.
The Timer IC 7328 detects the Horizontal Sync and feeds it to
7330. The detected Horizontal Sync from 7328 is fed to pin 1 of
7330 to switch the IC to the pin 6 and 3 inputs.

EN 92

9.

DPTV585 AA

Circuit Descriptions, List of Abbreviations, and IC Data Sheets

9.3.21 Line Output

E_15000_095.eps
181004

Figure 9-28 Line output circuit


Horizontal drive from the HOP panel is fed to 7807 on the Large
Signal panel. Transistor 7807 drives the Horizontal Output
Transistor 7801, which drives the Yokes and the Horizontal
Output Transformer 5801. Transformer 5801 produces plus
and minus 13-Volt supplies for the Vertical Output circuit. It also
produces a 200-Volt source and Filament voltage for the CRT
panels. The output of 7807 also drives 7803 and 7802, which
drives the Dynamic Focus circuit.
9.3.22 Frame Amplifier

E_15000_096.eps
181004

Figure 9-29 Frame circuit


The Vertical drive from the HOP panel drives the Vertical
Output IC 7811. This IC is located on the Large Signal panel.
Drive is fed to pin 7 and is output on pin 5 to drive the three
Vertical Yokes. This IC is powered by the plus and minus 13Volt supplies from the Horizontal Output circuit. A Vertical pulse
on pin 6 is fed to the sweep failure detection circuit. If there is
a failure in the Horizontal or Vertical sweep, the High Voltage
will be shut down.

www.sharatronica.com

Circuit Descriptions, List of Abbreviations, and IC Data Sheets

DPTV585 AA

9.

EN 93

9.3.23 High Voltage Circuit

E_15000_097.eps
181004

Figure 9-30 High voltage circuit


The High Voltage module is an integrated High Voltage supply
with its own switching power supply. When the set is turned
"on", 11.5 volts from the Sweep Failure detection circuit is fed
to diode 6913 and to pin 8 of the High Voltage module. A supply
voltage of 130 volts is also fed to pin 10 of the module. The
Module then outputs High voltage to the three CRTs. It also
outputs Focus voltage to the Focus G2 block. Output on pin 4
is rectified by 6917 to produce a negative 200 Volt source for
the CRT G1 voltage. The voltage is also rectified by 6919 to

produce a 375 Volt source for the Dynamic Focus drive. The
DAG line along with the output on pin 2 is connected to 7903 to
produce the ABL voltage for the set. If an over-current condition
should develop with the drive, the ABL voltage will go Low,
turning 7905 "on", latching 7904, which will remove drive to pin
8 of the HVG. This will cause the High voltage to shut "off".
Vertical Parabola drive is fed to 7901 to produce the Vertical
component of the Dynamic Focus drive.

9.3.24 Shutdown

E_15000_098.eps
181004

Figure 9-31 Blanking and HV-protection circuit


The Shutdown circuit will shut the High voltage "off" if the
Horizontal or Vertical Sweep should fail. It will also shut the
High voltage "off" if the Power Fail line goes "high" or the +200
Volt source should fail.

www.sharatronica.com

The Vertical pulse is fed to zener diodes 6824 and 6814, which
keeps capacitor 2837 charged. This pulse is rectified by 6815
to keep the base of 7808 at a negative voltage. This keeps the

EN 94

9.

DPTV585 AA

Circuit Descriptions, List of Abbreviations, and IC Data Sheets

transistor turned "off". In the same manner, the Negative


Horizontal pulses keep the base of 7810 at a negative voltage
to keep it turned "off". The Protect line is normally Low, keeping
7809 turned "off". The +200-volt source is fed through zener
diodes 6812 and 6816, resistor 3850, the base-emitter of 7906,
the base emitter of 7812 to keep transistor 7813 turned "on".
This turns transistor 7814 "on", which switches the "on" voltage
to the High Voltage module. The conduction of 7812 keeps the
voltage on the G1 line at approximately - 18 Volts, which turns
the CRTs "on". If the Vertical Pulse should fail, transistor 7808
will turn "on", which will turn 7906, 7812, 7813, and 7814 "off".
This will turn the HVG module "off". In addition when 7812 turns
"off", the G1 voltage will go to -200 Volts, blanking the CRTs.
The same sequence will occur if Horizontal should fail, the
Protect line should go "high", or the +200 Volt source should
fail.

Convergence Horizontal Output

E_15000_103.eps
181004

9.3.25 Convergence
The Convergence system is split into two sections. The
convergence signal processor is located on the ACS (Auto
Convergence System) module. The output amplifiers are
located on the SSM (Small Signal Module).
Convergence processor

Figure 9-33 Convergence horizontal output circuit


IC 7044 amplifies the Horizontal convergence waveforms. The
correction waveforms are fed to the IC on Pins 6, 14, and 15.
They are output to the Convergence Yokes on Pins 9, 11, and
18. The IC is powered by four supply inputs. A +35 Volt supply
is fed to pin 5, a -35 Volt supply is fed to pin 4, and a -22 Volt
supply is fed to pin 8, 12, and 17. The supply fed to pin 10 is
normally a +22 Volt supply. During signal peak drives, the
voltage on pin 10 is increased to +35 Volts. Feedback sense
voltage is developed across the 6.8 ohm resistors on the return
side of each yoke. Transistor 7007 is part of a Soft Start circuit.
When the set is turned "on", Transistor 7007 turns "on" until
capacitor 2043 is fully charged. While 7007 is being turned
"on", a negative voltage is placed on pin 3 muting the output of
the IC. A 220-ohm snubber resistor is across each of the yoke
windings. This resistor will overheat if the unit is operated with
the Convergence Yokes unplugged.
Convergence Vertical Output

E_15000_099.eps
181004

Figure 9-32 Convergence signal processor


The Convergence data is stored in the EEPROM, 7000. The
microprocessor located on the ASC module reads 1,971 bytes
of data from 7000 and writes it to the Convergence Processor,
7002. Horizontal sync is inverted by 7026, buffered by 7025,
and fed to pin 27 of 7002. Vertical sync is inverted by 7027,
buffered by 7028, and fed to pin 28 of 7002. The data is
processed to produce the desired convergence correction
waveforms, which are output on six DACS. During the
convergence adjustment procedure, a 180-point alignment grid
is output on Pins 16, 17, and 18. This signal is mixed with the
OSD to be displayed on the screen. In the 4x3 aspect ratio set,
there are three sets of convergence data. In sets with a 16x9
aspect ratio, there are two sets of convergence data. The set
will require convergence alignment for each set of convergence
data. The correct mode must be selected and the signal for that
mode must be applied to the set during the convergence
alignment. The output of the DACS is fed to six op-amps before
being fed to the Power Amplifiers located on the SSM. When
screen centring is being performed, it is necessary to disable
the convergence drive waveform. A High on pin 77 turns
transistor 7029 "on", turning 7038 "on", which turns transistors
7032, 7033, 7030, 7031, 7034, and 7035 "on". This mutes the
correction drive signal to the Power Amplifiers.

E_15000_102.eps
181004

Figure 9-34 Convergence vertical output circuit


IC 7045 amplifies the Vertical convergence waveforms. The
correction waveforms are fed to the IC on Pins 6, 14, and 15.
Output is on Pins 9, 11, and 18 to the Vertical Convergence
yokes. Feedback sense voltage is developed across the 6.8ohm resistors on the return side of each yoke. A Snubber
resistor is across each yoke. These resistors will overheat if the
circuit is operated without the Convergence Yokes being
plugged in. The IC is powered by four supplies, +35 Volt, -35
Volt, VccPSW-V, and VCCNSW-V. The VccPSW-V supply is
normally at +22 volts. The BV_OUT, GV_OUT, and RV_OUT
lines are connected to a Vertical Power up circuit, which
senses the drive to the Convergence Yokes. If the drive to the
yokes reaches 10 to 12 Volts, the Vertical Power up circuit will
switch the VccPSW-V supply to +35 Volts. If the Vertical Power

www.sharatronica.com

Circuit Descriptions, List of Abbreviations, and IC Data Sheets


up circuit senses a negative 10 to 12 volt drive to the Vertical
Convergence yokes, the VccNSW-V supply will switch from 22 Volts to -35 Volts. As with the Horizontal drive circuit, 7005
mutes the output of 7045 during power up.

Audio

9.4.1

Overall Audio Block

9.

EN 95

Left and Right audio is output to a Headphone Amplifier located


on the SSM. The output of the Headphone Amplifier is fed to
the Side Jack Panel.
9.4.2

9.4

DPTV585 AA

Audio Processor

E_15000_105.eps
181004

Figure 9-36 Audio Processor

E_15000_104.eps
181004

Figure 9-35 Overall Audio Block


IC 7017, located on the SSM, selects Left and Right channels
of audio and feeds them to the Audio Processor, 7651, located
on the SSB panel. The Audio processor selects between the
two audio channels from the SSM or internally decoded audio
from selected audio IF on the SSB. The Processor outputs line
level Left and Right monitor audio, and line level Sub Woofer
out. These jacks are located on the SSM. It also outputs Left
and Right audio to the Audio Amplifier, located on the SSM.
9.4.3

Audio processing is performed by 7651, which is located on the


SSB. QSS Audio IF is fed to pin 50 of the IC. If the RF signal
source is SECAM, the AM audio is fed to pin 47. Selected AV
audio is fed to Pins 42, 41,45, and 44. The Demodulator
detects and decodes the signal before feeding it to the
processing section. The selected AV audio is fed to two A/D
converters and then to the processing section. The Sound
processing includes Volume, Equalizer, balance, Loudness,
Incredible Sound, and Virtual Dolby. After processing, the
Audio signal is fed to six D/A converters. The Main Speaker
Audio is output on Pins 20 and 21. Headphone Audio is output
on Pins 17 and 18 before being fed to an amplifier on the SSM.
AV out Audio is output on Pins 25 and 26.

Audio Amplifier

E_15000_106.eps
181004

Figure 9-37 Audio Amplifier

www.sharatronica.com

EN 96

9.

DPTV585 AA

Circuit Descriptions, List of Abbreviations, and IC Data Sheets

The Audio Amplifier is located on the SSM. The output power


for the Audio Amplifier is 10 Watts per channel for the Basic
and Basic Plus versions. The Core Version has an output of 15
Watts per channel. IC 7700 is the Audio output IC. This is a
class D amplifier. Left and Right Audio from the SSB is fed to
Pins 10 and 18 of the IC. The output stages are basically switch
mode circuits, driven by the audio input signal. The frequency
of the output is keep at 200 kHz by an internal 200 kHz
oscillator. The pulse width of the output is determined by the
signal level of the input signal. The Right Channel pulse width
signal is output on pin 3. The output is filtered by 5701, 2777,
2776, 2717, 5716, and 2737. The amplified audio is output on
connection 1349. In the same manner, Left audio is output on
pin 23. The IC is powered by +19 and -19 Volt supplies. The
supplies are protected by fuses 1700 and 1701. The Supply
voltage for the Core version is 4 volts higher than the Basic and
Basic plus version. The extra supply voltage is needed to
produce the additional 5 Watts per channel output.

If the Power Fail line should go "high", 7710 will turn "on",
causing the Standby-Mute line to go Low.
9.4.5

E_15000_108.eps
181004

Figure 9-39 Centre Channel Amp Switch

Muting and volume control for the audio takes place in the
Audio Signal processor on the SSB. The STBY MUTE line on
pin 6 goes to 2.5 Volts to mute the audio when the set is turned
"on" or "off". This line goes "low" to place the amplifier in a
Standby mode if a DC voltage is detected on the Audio Output
lines.
9.4.4

Centre Channel Amp Switch

The Core versions have a Centre Channel amp switch, located


on the rear of the set. The Output of the Audio Amplifier on the
Basic and Basic Plus versions are fed directly to the speakers.
In the Core sets, the Output is fed to the Centre Channel amp
switch before being fed to the speakers. When the Centre
Channel amp switch is placed in the External position, the Left
and Right speakers in the set are placed in series with the
external speaker input. In cases where the Customer has a
separate sound system, this switch allows the speakers in the
set to be used as the centre output.

Shutdown Mute

9.4.6

Headphone Amplifier

E_15000_107.eps
181004

Figure 9-38 Shutdown Mute


The Audio Amplifier will be placed in a Standby mode and the
set will shut down if a DC voltage is detected on the Speaker
Output lines. The Left and Right audio output lines are
connected to the base of 7704 and the emitter of 7705 via
resistors 3718 and 3717. Filter capacitor 2778 filters out the AC
component of the waveform. If the DC voltage goes positive,
7704 will turn "on". If the voltage goes negative, 7705 will turn
"on". This turns 7706 "on" which turns 7707 "on". This causes
the Front Detect line to go Low, preventing the microprocessor
from receiving any commands. It also turns SCR 6701 "on",
turning transistor 7708 "on", causing the Standby line to go
"high". If this SCR is turned "on", it will be necessary to remove
power from the set to reset the circuit. This will turn the set "off".
Transistor 7707 also turns "on", causing the Standby-Mute line
to go Low. This places the Audio Output IC in a Standby mode.

9.5

Control/OSD

9.5.1

Microprocessor
The HDR2K3 has two microprocessors. The microprocessor,
OTC, located on the SSB, 7001, is the main processor for the
set. When Power is applied to the set and the Mains switch is
turned "on", the processor monitors the Keyboard and IR
receiver located on the Sensor Board. This IC controls the
functions on the SSB, Video switching on the SSM, and the
PIP/DW panel. A ROM located inside the IC has the Startup
program. The main program to run the processors is located in

E_15000_109.eps
181004

Figure 9-40 Headphone Amplifier


IC 7403 is the Amplifier for the Headphone output. The volume
control for the Headphone output is on the Audio Signal
processor located on the SSB. The Headphone Amplifier is
located on the SSM. The output of the amplifier on Pins 1 and
7 is sent to the Headphone Jack, located on the Side Jack
panel.

the Program Flash RAM, 7006. IC 7012 is used by the OTC for
temporary storage. IC 7007 is used to store data for Teletext.
There are three I2C busses, a fast bus, F, a slow bus, S, and a
TX bus to communicate with the microprocessor on the ACS
module. The NVM 7011 stores settings such as customer
preferences, OPT numbers, Tuner settings, and Error codes.
composite video is fed to pin 5 for decoding Teletext and
Closed Caption information. In the Standby mode, Power is not
applied to the processor on the ACS module.

www.sharatronica.com

Circuit Descriptions, List of Abbreviations, and IC Data Sheets

DPTV585 AA

9.

EN 97

SSB
SENSOR
BOARD

SSM
1201
2

KEYBOARD

+3.3V
ACS

SSM

1020
79

1014
2

107

75
23-37
DTA

7010
STBY
LED

ON/OFF
LED

LIGHT
SENSOR

77

113

7001
OTC

82
81
7006
PROGRAM
FLASH
RAM

104

+9V
STANDBY
37

7012
EPG
FLASH-RAM

7100
ACS
CONTROL

7007
DRAM
TXT
28

116

SDA-B

13

SCL-B
6

RC5

45-66

100

78

84

ADD

83

7015
83

HFB

90
7016
VSYNC

84

89

CVBS-TXT

86

SDA-S

85

SCL-S

88

1401-2

RxD

1401-4

1043-9

1000-1

16

+5V

1
1200

55

SYNC-V

52

BLANK-UP

48

53

RED-UP

47

7011
NVM

WC

70

SYNC-H

17

SCL-F

SDA 91
92
SCL

7000
NVM

69

1000-2

1043-7

SDA-F

87

74

RESET

TxD

SCL-C

5
7

TO HOP
VIA
SSM

SDA-C

CONV
PROC

GRN-UP

46

BLUE-UP

72

RESET

30

E_15000_110.eps
181004

Figure 9-41 Microprocessor

The microprocessor, 7100, located on the ACS module,


controls the Convergence, Geometry, and CRT drive circuits.
Settings for Convergence, Geometry, and White drive are
stored in the NVM, 7000. This IC is 512K for the AP sets and
256K for the Korean version. When 7100 reads the size of
7000, it then determines which software to load. If it reads 512K
present, the AP software is loaded. If it reads 256K, NTSC only
software is loaded. Commands for the ACS processor are
produced by the OTC on the SSB and transmitted via the TXD
and RXD lines.

The IR Receiver, 6105, receives commands from the remote


control.

9.5.3

Light Sensor

+9V
3111

2101
10uF

4.7K
2104
2.2uF
7000-1

2102
220n

3110
330K

Front Control Panel

GND

ON_OFF_LED

+9V

3112
3.3K
5
+

8
1
4
3116
3.3K

6
3117
1K

8
7
4

7000-2

3113
4.7K
LIGHT_SENSOR
3118
1K

3.6K

E_15000_112.eps
181004

1407

1.5K
1406

3106

ASC

MENU

3105

3104

820
1405

1404

470

3103

CH-

CH+
240
1403

1402

100

3101

6102
6.8V

3102

VOL-

KEYBOARD

VOL+

1201

3115
330K

POWER

6104

1401

9.5.2

6103
6.8V

RED

5
3121
560

6101

GREEN
+9V

+5V_STANDBY

RC5

6105
IR
REC

RC5
3109
470

LIGHT_SENSOR

3108
6.8K

Figure 9-43 Light Sensor

3107
330

3114
10K

E_15000_111.eps
181004

LIGHT_SENSOR

Figure 9-42 Front Control Panel


The Front Control panel has the Power LED, Keyboard, IR
Receiver, and Light Sensor. The Keyboard is a resistor ladder.
The voltage changes value depending on which selection is
made. The voltage on this line will be 3.3 volts if no buttons are
selected. The two-colour LED indicates the status of the set. In
the Standby mode, the ON_OFF_LED line is High and the +9volt source is turned "off". In this case, the RED LED is lit.
When the set is turned "on", the +9-volt source is switched "on",
turning the Green section of the LED "on". The LED then turns
Yellow. When the set is fully "on", the ON_OFF_LED line goes
Low, turning the Red LED "off". The indicator is now Green.

www.sharatronica.com

The Light Sensor, 6104, is amplified by two op amps in 7000.


This circuit senses the ambient light and outputs a voltage on
pin 7 of 7000. This voltage is fed to the OTC, which makes
changes in the picture brightness to compensate for changes
in the ambient light.

EN 98
9.5.4

9.

Circuit Descriptions, List of Abbreviations, and IC Data Sheets

DPTV585 AA

I2C interconnect
7022
ACS

SSB
1401

SDA-F
SCL-F

1043

1000

90

TXD

89

RXD

28

SDA-B

13

SCL-B

7100
ACS
MICRO

7021

7020

7024

7023

7002
CONV
PROC

88
87
3709
100

7001
OTC

3376
100

3710
100
4

46

47

3655
100

3656
100

3377
100

83

84

7000
GDE
NVM

2
1000

7713
PICNIC

7651
MSP

7323
HIP

SN-DA

SN-CL

9741-C

HOP
SDA-C

1950
5

SCL-C

7800
I/O

10

3956
100

SSM
26

27

9741-D
10

32

3955
100

26

3965
100

7724
EAGLE

7718
FALCONIC

7600
HOP
3966
100

PIP/DW PANEL
1020
SDA-S
SCL-S

0201

1201

86

48

85

49
3114
47

3115
47

1
1203
TUNER

3130
220

3131
220
33

3431
100

3432
100

7832

7829

3267
100

3268
100

3330
100

3329
100

3509
100

3510
100

32

3
7403
I/O EXP

7017
AV SW
COMPAIR

7801
PIP/DW

7201
TUNER

7301
SIGNAL PRO

7403
I/O EXP
E_15000_113.eps
181004

Figure 9-44 I2C interconnect


The OTC communicates with the set via three I2C busses.
SDA-F, Fast bus communicates with the PICNIC, HIP, and
MSP (Audio Processor). The SN-DA line from the PICNIC
communicates with the FALCONIC and EAGLE. The SDA-S
Slow bus communicates with the Tuner, AV Switch, and
ComPair connector on the SSM. It also communicates with the
PIP-DW board.
The TXD and RXD lines communicate with the microprocessor
on the ACS module. The microprocessor on the ACS
communicates with the GDE NVM, Convergence Processor,
and the HOP panel.
9.5.5

On-Screen Display

In the SAM (Service Alignment Mode), the menus are


generated by 7001, except those in the GDE SAM. The GDE
SAM menus are generated by IC 7100 on the ACS module.
The Convergence Alignment menus are generated by 7100,
while the Convergence Alignment grid is generated by IC 7002.
The OSD signals from 7001 on the SSB are fed to the SSM
(Small Signal Module) via connector 1002 and 1043. The OSD
signals from the Convergence Processor, 7002, are buffered
by 7014 through 7017 before being mixed with the signals from
the ACS microprocessor, 7100. They are fed to the SSM via
connector 1000. The signals from the ACS and SSB are mixed
and fed to the HOP panel and HOP IC, 7600, via connector
1610. The HOP IC, 7600, mixes the OSD signal with the video
signal before feeding it to the CRTs.

E_15000_114.eps
191004

Figure 9-45 On-Screen Display


Signal for the OSD (On-Screen Display) comes from three
different sources. IC 7001, which is located on the SSB (Small
Signal Board), generates all of the customer menus except for
Convergence.

www.sharatronica.com

Circuit Descriptions, List of Abbreviations, and IC Data Sheets


9.6

List of Abbreviations
16:9-ARFRONT
50Hz/60Hz
6-CHANNEL DAC
ACS
AFC
AGC
AM-FM
AM-SOUND
AP
AR
ATV
Auto TV

AUDIO_C
AUDIO_L
AUDIO_R
AUDIO_SL
AUDIO_SW
AUDIO-L-PROC
AUDIO-R-PROC
AUDIO-SR
AUX-SUPPLY
BC-PROT
B/G
BLC-INFO
B-SC1-IN
B-SC2-IN
BTSC

B-TXT
B-vc
C
C/16/9
C-7-OUT
CBA
CENTER
C-FRONT
CL_DS_L
CL_DS_R
CL_L
CL_L_OUT
CL_R
CL-R-OUT
CODEC
COMP
CORDL_L
CORDL_R
CORE TOP LEVEL
CRT
CSM
C-UI
CVBS
CVBS_Y-UI
CVBS-PIP-DS
CVBS-SC1-IN
CVBS-SC2 OUT
CVBS-SC2-IN
CVBS-SC3-IN
CVBS-SC4-IN
CVBS-TER
CVBS-TXT-DS-OUT
CVBS-TXT-OUT
CVBS-Y-FRONT

16:9 aspect ratio input from side jack


panel
50Hz/60Hz AC frequency
6-Channel DAC
Auto Convergence System
Automatic Frequency Control
Automatic Gain Control
Amplitude Modulation/Frequency
Modulation
Amplitude modulated sound signal
Asia Pacific
Aspect Ratio: 4 by 3 or 16 by 9
See Auto TV
A hardware and software control
system that measures picture content,
and adapts image parameters in a
dynamic way
Audio Centre
Audio Left
Audio Right
Audio surround Left
Audio Subwoofer
Audio left processed
Audio right processed
Audio surround right
Auxiliary supply
Beam current protection
Monochrome TV system. Sound
carrier distance is 5.5 MHz
Black current information
Blue SCART1 in
Blue SCART2 in
Broadcast Television Standard
Committee. Multiplex FM stereo sound
system, originating from the USA and
used e.g. in LATAM and AP-NTSC
countries
Blue teletext
Blue from video-controller
Centre
Chrominance input
Chrominance on pin 7 SCART
(variant)
Circuit Board Assembly
Centre speaker
Chrominance front input
Constant Level Dual Screen Left
Constant Level Dual Screen Right
Constant Level Left
Constant Level Left out
Constant Level Right
Constant Level Right out
Coding/Decoding
Compander ON/OFF
Cordless Left
Cordless Right
Core Top Level
Cathode Ray Tube
Customer Service Mode
Chrominance UI
Composite Video Blanking Signal
CVBS Y UI
CVBS Picture In Picture dual Screen
CVBS SCART1 in
CVBS SCART2 out
CVBS SCART2 in
CVBS SCART3 in
CVBS SCART4 in
CVBS terrestrial
CBVBS teletext Dual Screen out
CVBS teletext out
CVBS luminance front input

www.sharatronica.com

DPTV585 AA

DAC-HOP
DC_PROT/
AUDIO_SR
DC-filament
DC-PROT
DETECT
DFU
DIG_IN1
DIG_IN2
DIGITAL I/O
DIG-OUT
D/K
DNR
DS-AUDIO-L
DS-AUDIO-R
DSP
DST

DUET
DVD
DYN-FASE-COR
Eagle

EHT-INFO
EPG
EW-DRIVE
FALCONIC

FBCSO
FBL-DS-OUT
FBL-FDS
FBL-PIP
FBL-SC1-IN
FBL-SC2-IN
FBL-TXT
FDS
FDSL-OUT
FDSR-OUT
FDW
FEAT-U
FEAT-V
FEAT-Y
FILAMENT
FILAMENT-PROT
FLASH
FM
FM SOUND
FRAME ROTATION
FRAME-ROT +
FRONT-C
FRONT-DETECT
FRONT-Y_CVBS
GDE
GHOST-IN
G-SC1-IN
G-SC2-IN
G-TXT
G-vc
HA
HA1
HA-D
HD
Hdefl-1in
Hdefl-lin

9.

EN 99

Digital analogue converter HOP IC


DC protection (for supply)
Filament supply voltage
DC protection
Detect signal side I/O (side jack panel)
input
Directions For Use: owner's manual
Digital In 1
Digital In 2
Digital in/out
Digital out
Monochrome TV system. Sound
carrier distance is 6.5 MHz
Dynamic Noise Reduction
Dual Sound Audio Left
Dual Sound Audio Right
Digital Signal Processing
Dealer Service Tool: special remote
control designed for service
technicians
DUET-IC
Digital Versatile Disc
Dynamic phase correction
Feature box IC performing peaking,
zooming and sub pixel LTI in both
horizontal and vertical directions, CTI,
and other colour features
Extra high-tension information
Electronic Program Guide (=
NexTView)
East-west drive signal
Field and line rate converter IC.
SAA4992H, feature box IC which
performs Digital Natural Motion, 3DNR
vertical zoom, and vertical peaking
Fixed beam current switch off
Fast Blanking Dual Screen out
Fast Blanking Full Dual Screen
Fast Blanking PIP
Fast blanking signal for SCART1 in
Fast blanking signal for SCART2 in
Fast Blanking Teletext
Full Dual Screen (same as FDW)
Full Dual Screen - Left out
Full Dual Screen - Right out
Full Dual Window (same as FDS)
U from Feature Box
V from Feature Box
Y from Feature Box
Filament of CRT
Filament protection
Flash memory
Field Memory or Frequency
Modulation
Frequency Modulation Sound
Frame rotation
Frame rotation plus
Front input chrominance (SVHS)
Front input detection
Front input luminance or CVBS
(SVHS)
Generic Display Engine
Signal Ghost cancellation in
Green SCART1 in
Green SCART2 in
Green teletext
Green from video-controller
Horizontal Acquisition
Horizontal Sync (diversity)
Horizontal Sync from HIP-IC to FDS
Horizontal drive coming from PICNIC
Horizontal deflection signal needed for
DC-shift circuitry
Horizontal deflection linearity

EN 100

9.

HEATER
HFB
HFB+13V
HFB-D
HIP
HOP
HOSD PIP
HP
HS-DS
I
I2C
I2S
I2S-CL
I2S-DSP-IN
I2S-DSP-OUT
I2S-DSP-OUT1
I2S-WS
IN-C_IN-R-SC2
IN-FRONT-SNDL
IN-FRONT-SNDR
IN-SC1-B
IN-SC1-G
IN-SC1-R
IN-SC1-SNDL
IN-SC1-SNDR
IN-SC2-B
IN-SC2-CVBS_Y
IN-SC2-FBL
IN-SC2-G
Interlaced

IN-UI-B
IN-UI-FBL
IN-UI-G
IN-UI-R
IO-BUS
IR-LED
KEYBOARD
L
LDP
LED
LINE-DRIVE
L/L'

LMN
LNA
LS CORRECTION
LSB
LVLV+
MCADEC_RESET
MCS-MPEG
M/N
MSP-CLOCK
MUP
MUTE
N52502
NC
NICAM

DPTV585 AA

Circuit Descriptions, List of Abbreviations, and IC Data Sheets

Heater (Filament)
Horizontal flyback
Non-rectified output 13V-winding LOT
Horizontal flyback to FDS
High-end Input Processor
High-end Output Processor
Horizontal OSD PIP
Headphone
Horizontal sync input POPOV (Double
Window PIP IC)
Monochrome TV system. Sound
carrier distance is 6.0 MHz
Integrated IC bus
Integrated IC Sound bus
I2S bus clock
I2S digital signal processor in
I2S digital signal processor out
Serial-DSP-bus-out1
I2S bus Word Stroke
Either Chrominance-in SCART2 or
Red-in SCART pin 15
Sound left front in
Sound right front in
In SCART1 blue
In SCART1 green
In SCART1 red
In SCART1 sound left
In SCART1 sound right
In SCART2 blue
In SCART2 CVBS or luminance
(SVHS)
In SCART2 fast blanking
In SCART2 green
Scan mode where two fields are used
to form one frame. Each field contains
half the number of the total amount of
lines. The fields are written in "pairs",
causing line flicker.
B input from UI
Fast Blanking input from UI
G input from UI
R input from UI
In/out - Bus
Drive signal for the service infrared
LED
Top controls
Left Audio
Line Deflection Protection
Light Emitting Diode
Line drive signal
Monochrome TV system. Sound
carrier distance is 6.5 MHz. L' is Band
I, L is all bands except for Band I
System L, M, N
Low noise adapter
Picture with corrections
Large Signal Board
Frame coil sink signal to the N/S
correction circuitry
Frame coil drive signal from the frame
output stage
Reset signal (Master reset)
Multi Channel Sound - MPEG
Monochrome TV system. Sound
carrier distance is 4.5 MHz
Clock signal multi-standard sound
processor
Microcomputer
Mute-Line
CAD naming referring to other subschedule
Not Connected
Near Instantaneous Compounded
Audio Multiplexing. This is a digital
sound system, mainly used in Europe.

NTSC

NVM
O/C
ON/OFF LED
OSD
OTC
OUT-1
OUT-2
OUT-3
OVERRULE-TXT
P50_OUT
PAL

PCB
PD
PICNIC
PILOT
PILOTMUTE
PIP
PIP-B
PIP-FBL
PIP-G
PIP-R
PLL

POPOV
POR
Progressive Scan

POWER-DOWN
MUTE
POWER-ON MUTE
R
RAM
RC5
RESET
RESET-AUDIO
RESET-AUDIO-INV
RESET-FLASH
RF
ROM
R-SC1-IN
R-TXT
R-VC
S/C
SAM
SC2-B-IN
SC2-C-IN
SC2FH_IFH
SC2-G-IN
SC2-R-IN C-IN
Scavem
SCAVEM-SW
SCL
SCL-F
SCL-S

www.sharatronica.com

National Television Standard


Committee. Colour system mainly
used in North America and Japan.
Colour carrier NTSC M/N= 3.579545
MHz, NTSC 4.43= 4.433619 MHz (this
is a VCR norm, it is not transmitted offair)
Non-Volatile Memory
Open Circuit
On/off control signal for the LED
On Screen Display
OSD, Teletext Controller
Y-output POPOV (Double Window
PIP IC)
V-output POPOV (Double Window
PIP IC)
U-output POPOV (Double Window
PIP IC)
Overrule Teletext
Easy link data line from SCART2
Phase Alternating Line. Colour system
mainly used in West Europe (colour
carrier= 4.433619 MHz) and South
America (colour carrier PAL M=
3.575612 MHz and PAL N= 3.582056
MHz)
Printed Circuit Board (CBA)
Power Down
Picture Improved Combined Network
IC
Pilot Signal
Pilot Mute signal
Picture In Picture
Picture In picture Blue
PIP Fast Blanking
Picture In Picture Green
Picture In Picture Red
Phase Locked Loop. Used for e.g.
FST tuning systems. The customer
can give directly the desired frequency
Double Window PIP IC
Power On Reset, signal to reset the P
Scan mode where all scan lines are
displayed in one frame at the same
time, creating a double vertical
resolution.
Power Down Mute
Power "on" Mute
Right Audio
Random Access Memory
RC5 signal from the remote control
receiver
Reset signal
Reset signal for audio IC MSP3410
Reset signal for audio IC MSP3410
inverted
Reset signal flash memory
Right output (no companding)
Read "on"ly Memory
Red SCART1 in
Red teletext
Red from video-controller
Short Circuit
Service Alignment Mode
SCART2 blue in
SCART2 chrominance in
Sandcastle 1fH/2fH
SCART2 green in
Red in SCART2 or chrominance in
Scan Velocity Modulation
Scavem- switch
Serial Clock I2C
Clock line of the I2C-bus fast (for TXT)
Clock line of the I2C-bus slow

Circuit Descriptions, List of Abbreviations, and IC Data Sheets


SDA
SDA-F
SDA-S
SDM
SECAM

SEL_SOFAC_0
SEL_SOFAC_1
SEL_TO-MCS_LR
SELECT TO EXT2
SELECT_TO_CORD
L_1
SELECT_TO_MCS_
CINCH_0
SELECT_TO_MCS_
CINCH_1
SELECT-AUDIO
CINCH1
SELECT-AUDIOCINCH2
SELECT-AUDIO-LR
SELECTTO_CORDL_0
SERVICE-DEFAULT
SERVICE-MODE
SIF
SIFM
SL
SL-ST
SNDL-CL_VL-OUT
SNDL-CL-VL-OUT
SNDL-FRONT-IN
SNDL-HEADPH-OUT
SNDL-SC1-IN
SNDL-SC1-OUT
SNDL-SC2-IN
SNDL-SC2-OUT
SNDL-SC3-IN
SNDL-SC4-IN
SNDL-UI-IN
SNDR-CL-VL-OUT
SNDR-FRONT-IN
SNDR-HEADPHOUT
SNDR-SC1-IN
SNDR-SC1-OUT
SNDR-SC2-IN
SNDR-SC2-OUT
SNDR-SC3-IN
SNDR-SC4-IN
SNDR-SC4-IN
SNDS-CL-VL-OUT
SNDS-VL-OUT
SNDS-VR-OUT
SOFAC
SOUND LHEADPHONE-OUT
SOUND RHEADPHONE-OUT
SOUND-ENABLE
SOUND-SELECT
SPDIF
SPDIF_IN1
SPDIF_IN2
SS LEFT
SS RIGHT
SSB
SSM

DPTV585 AA

Serial Data I2C


Data line of the I2C-bus fast (for TXT)
Data line of the I2C-bus slow
Service Default Mode
SEequence Couleur Avec Memoire.
Colour system mainly used in France
and East Europe. Colour carriers=
4.406250 MHz and 4.250000 MHz
Selection-signal for SOFAC 0
Selection-signal for SOFAC 1
Selection switch MCS Left Right
Selection of External 2 input

STANDARD-FM-1
STANDARD-FM-2
STANDBY
STATUS1/2/3

Selection signal for Cordless 1

SUBWOOFER
SURROUND-LEFT
SURROUND-RIGHT
SW
SYNC-SELECT
TOPIC
TRIG
TUNED

Selection-signal for MCS Cinch 0


Selection-signal for MCS Cinch 1
Selection of audio via cinch input 1
Selection of audio via cinch input 2
Selection of audio left and right
Selection signal for Cordless 0
Service pin to activate SDM
Service pin to activate SAM
Sound Intermediate frequency
Sound intermediate frequency (Mono)
Surround Left
Sliding stereo of the Stereo
Demodulator IC TDA1578A
Sound left constant level -variable
level out
Sound L constant level, variable level
out
Sound left front in
Sound left headphone out
Sound left SCART1 in
Sound left SCART1 out
Sound left SCART2 in
Sound left SCART2 out
Sound left SCART3 in
Sound left SCART4 in
Sound left UI IN
Sound R constant level, variable level
out
Sound right front in
Sound right headphone out
Sound right SCART1 in
Sound right SCART1 out
Sound right SCART2 out
Sound right SCART2 out
Sound right SCART3 in
Sound Right SCART4 IN
Sound right SCART4 in
Sound surround constant level,
variable level out
Surround sound left variable level out
Surround sound right variable level out
Sound and Fading Control
Sound left headphone out
Sound right headphone out
Sound Enable
Sound signal Selection
Sony Philips Digital Interface Format
SPDIF In 1
SPDIF In 2
Surround Sound Left
Surround Sound Right
Small Signal Board
Small Signal Module

www.sharatronica.com

STBY
STEREO
SUBCAR
SUB-H
SUB-V

UB-DEC
U-DEC
U-DS-1FH
U-DS-2FH
U-DS-OUT
uP
UF-DEC
U-FEAT
UF-SUB
UI
U-OUT
U-SUB
VA
VA1
VB-DEC
VD
VD-D
V-DEC
VDEFL-1
VDEFL-2
VDNEG
VDPOS
+VD-switched
V-DS-1FH
V-DS-2FH
V-DS-OUT
VFB
VF-DEC
V-FEAT
VF-SUB
VGA-B
VGA-FBL
VGA-G
VGA-R
VL_L
VL_R
VL_SL
VL_SR
VL_SW
VL_SW_DBE
VLL_C

9.

EN 101

Standard Frequency Modulation 1


Standard Frequency Modulation 2
Standby
Status signal from Euro-connector 1, 2
or 3 to the uP, signal (1.29-3.31V is
16:9 signal, 3.32-5.0V is 4:3 signal)
Standby
Stereo
Sub carrier
Horizontal Sync Sub-TV-Program (via
FDS)
Vertical Sync Sub-TV-Program (via
FDS)
Subwoofer speaker
Surround Left
Surround Right
Subwoofer
Synchronization selection
The Outmost Picture Improvement IC
Triggering
Tuned-flag coming from the IF-IC
TDA1597
U-input for FDS
U-dec (input signal for PICNIC)
U Dual Screen 1 x Horizontal
Frequency
U Dual Sound 2 x Horizontal
Frequency
U Dual Screen out
Microprocessor
U-MAIN input POPOV (Double
Window PIP IC)
U-feature-box (output signal from
PICNIC)
U-SUB input POPOV (Double Window
PIP IC)
Universal Interface
U-signal to HOP IC
U-output of HIP-IC on FDS
Vertical Acquisition
Vertical Sync (diversity)
V-input for FDS
Vertical Drive coming from PICNIC
Vertical sync to FDS
V-dec (input signal for PICNIC)
Vertical deflection connection 1
Vertical deflection connection 2
Negative vertical drive signal
Positive vertical drive signal
Only for VGA sets (VD-switched i.s.o.
Vbat.
V Dual Screen 1 X Horizontal
Frequency
V Dual Screen 2 X Horizontal
Frequency
V Dual Screen out
Vertical flyback pulse
V-MAIN input POPOV (Double
Window PIP IC)
V-feature-box (output signal from
PICNIC)
V-SUB input POPOV (Double Window
PIP IC)
VGA Blue
VGA Fast-blanking
VGA Green
VGA Red
Variable level Left
Variable level Right
Variable level - Surround Left
Variable level - Surround Right
Variable Level Sub-Woofer
Variable Level - Subwoofer- Dynamic
Bass Enhancement
Variable level Centre

EN 102

9.

V-OUT
VOUT_C
VOUT_L
VOUT_R
VOUT_SL
VOUT_SR
VOUT-SW
VREG
VS-DS
V-SUB
X-RAY-PROT
X-tal
Y_CVBS-SC2-IN
YB-DEC
Y-DEC
Y-DS-1FH
Y-DS-2FH
Y-DS-OUT
YF-DEC
Y-FEAT
YF-SUB
Y-OUT
Y-SUB
YUV-SELECT-2FH

DPTV585 AA

Circuit Descriptions, List of Abbreviations, and IC Data Sheets

V-signal to HOP-IC
V-out Centre
V-out Left
V-out Right
V-out Surround Left
V-out Surround Right
V-out Subwoofer
Opto-coupler feedback signal
Main, Vertical sync input POPOV
(Double Window PIP IC)
V-output of HIP-IC on FDS
X-Ray Protection
Crystal
Luminance or CVBS SCART2 in
Y-input for FDS
Luminance-dec (input signal for
PICNIC)
Y Dual Screen 1 X Horizontal
Frequency
Y-Dual Screen 2 x Horizontal
Frequency
Y Dual Screen out
Y-MAIN input POPOV (Double
Window PIP IC)
Luminance -feature-box (output signal
from PICNIC)
Y-SUB input POPOV (Double Window
PIP IC)
Luminance-signal to HOP-IC
Y-output of HIP-IC on FDS
YUV selection 2 x Horizontal
Frequency

www.sharatronica.com

Circuit Descriptions, List of Abbreviations, and IC Data Sheets


9.7

DPTV585 AA

IC Data Sheets
This section shows the internal block diagrams and pin layouts
of ICs that are drawn as "black boxes" in the electrical diagrams
(with the exception of "memory" and "logic" ICs).
Diagram B7, SAA5667HL (IC7001)

Internal Block Diagram


TV CONTROL
AND
INTERFACE

I2C-bus, general I/O

ROM
(128 K or 192 KBYTES)

MICROPROCESSOR
(80C51)

DRAM
(14 KBYTES)

MEMORY
INTERFACE

SRAM
256 BYTES

R
DATA
CAPTURE

CVBS

DISPLAY

B
VDS

DATA
CAPTURE
TIMING

CVBS

HSYNC

DISPLAY
TIMING

VSYNC

77 A16_LN

76 P1.0/INT1

78 P1.1/T0

79 P1.2/INT0

80 P1.3/TI

81 P1.6/SCL0

82 P1.7/SDA0

83 P1.4/SCL1

84 P1.5/SDA1

85 AD0

86 AD1

87 AD2

88 AD3

89 AD4

90 AD5

91 AD6

92 AD7

93 P2.1/PWM0

94 P2.2/PWM1

95 P2.3/PWM2

96 P2.4/PWM3

97 P2.5/PWM4

99 VSSC
98 P2.6/PWM5

100 P2.0/TPWM

Pin Configuraton

P2.7/PWM6

P3.0/ADC0

75 VDDP
74 MOVX_RD

A17_LN

73 RESET

P3.1/ADC1

72 RESET

P3.2/ADC2

71 XTALOUT

P3.3/ADC3

70 XTALIN

A15_LN

69 OSCGND

A14

68 MOVX_WR

RD

67 A8

WR 10

66 A9

VSSC 11

65 A10

VSSP 12

64 A11

SAA56xx

P0.5 13
EA 14

63 VDDC
62 VSSC

A7 15

61 INTD

P0.0/RX 16

60 VSSP
59 P3.6

P0.1/TX 17
P0.2/INT2 18

58 ROMBK.0

PSEN 19

57 ROMBK.1

ALE 20

56 ROMBK.2

VPE 21

55 VSYNC

P0.3/INT3 22

54 P3.5/INT5

A6 23

53 HSYNC

P0.4/INT4 24

52 VDS

P3.7 25
RAMBK.1 50

A0 49

R 48

G 47

VDDA 45
B 46

P3.4/PWM7/T2EX 44

COR 43

VPE 42

FRAME 41

A1 40

A2 39

A3 38

A12 37

A13 36

IREF 35

SYNC_FILTER 34

A15_BK 33

CVBS1 32

CVBS0 31

VSSA 30

P0.7/T2 29

P0.6 28

A4 27

51 RAMBK.0
A5 26

9.7.1

GSA020

E_15000_115.eps
170305

Figure 9-46 Internal Block Diagram and Pin Configuration

www.sharatronica.com

9.

EN 103

EN 104
9.7.2

9.

Circuit Descriptions, List of Abbreviations, and IC Data Sheets

DPTV585 AA

Diagram E1, MC44603A (IC7302)

PIN CONNECTIONS
VCC

16 Rref
R
15 Frequency
Standby
Voltage Feedback
14
Input

VC

Output

Gnd

13 Error Amp Output

Foldback Input

Overvoltage
Protection (OVP)

12 RPower Standby
SoftStart/Dmax/
11
Voltage Mode

Current Sense Input

10 CT

Demag Detection

Sync Input

(Top View)

RF Stby

Rref

RF Stby 15 16 Vref
Negative
Active
Clamp
Demag
Detect
8

R
Q
S

UVLO2

VCC
+

65 mV

VDemag Out

+
3.7 V

Sync
Input
9

Vref

Vref

VOSC prot

Iref

Vaux

VCC

Reference
Block

Synchro

+
0.7 V

0.4 Iref

18.0 V

14.5 V/7.5 V
To Power
Transforme

IF Stby

1.0 V
R

VC

1.6 V
CT
10

Q
S

CT

VOSC

3.6 V

Output
S

Q
R
0.4 Iref
Vref Vref
0.4 Iref

Vref

0.6 Iref

0.8 Iref

RPwr Stby
12

Compen
sation
13

IDischarge
Vref
Vref
0.25
IF Stby
0.2 Iref

IDischarge/2
2R

2.5 V

Vref

VOVP
Out
Vref

4
Gnd
VCC

Vref

0.4 Iref

11.6 k

5.0 s
Delay

OVP
2.0 k

VCC
1.0 mA

Feed
back
14

2.0 s
Delay

Thermal
Shutdown

Current Mirror X2

6
ROVP

+ 2.5 V

1.6 V

Error Amplifier

Current
Sense Input
7
1.0 V

5
Foldback
Input

UVLO1
2.4 V

5.0 mA

VCC
+
9.0 V

11 SS/Dmax/VM
= Sink only
= Positive True Logic

RSS

CSS

Figure 9-47 Internal Block Diagram and Pin Configuration

www.sharatronica.com

F_15120_045.eps
120805

Circuit Descriptions, List of Abbreviations, and IC Data Sheets

9.

EN 105

Diagram H1, STV2050 (IC7002)

SCLM

SDAM

GNDQ

GNDK

VCCQ

VCCK

SDAO

SDAI

VBLK

SCLS

TEST

VCCN

ECLK

REST

VIDR

GNDN

VIDB

VIDG

VCCD

OSCL

GNDD

GRES

FILT

GNDF

10

15

20

24

80

25

FLT2

PORA

VCCF
SYNH

PORB
PORC

SYNV
GNDJ

POUT
GNDM
75

30

GNDL
VCCJ

MLIN
OPTT
VCCM

VCCL
TBU7

OPTI
ADS0

TBU4
TBU3

70

PQFP80

35

TBU6
TBU5

VCCC
FOCS
FOCR
GNDC
DARV
DNRV

TBU2
TBU1

GNDL

VCCM
GNDM

VCCL

GNDJ

VCCJ

GNDN

VCCN

GNDK

VCCK

GNDQ

VCCQ

GNDF

VCCF

GNDD

VCCD

GNDB

VCCB

VCCC

GNDC

VCCH

GNDH

VCCG

GNDG

VCCA

GNDA

DAGV
14

R ed
M em o ry

Gain/Offset

Interpolation
G re en
M em o ry

ADS0

Vertical
Filters

IC Master
B lu e
M em o ry

SCLM

14

14

14
4 00 kh z

FLT2

PLL

Vertical
Filter

REST

Loop

Horizontal
Filters

DNGV

DABV
DNBV
DARH

14

14

DNRH
DAGH

DNG H
DABH

A
6

DNBH
FOCS

A
Syst em
C loc k

ECLK

Video Pattern
G enerator

Timebase
Par alle l
IC Bus

Syst em
Re se t

M em o ry
Re g iste r
Bus

DAC Tim in g

0 11 11 1h

FOCR

A
IR EF

BUS Expander

OGAV
D

Port Interface

OGAH

VIDR

VIDG

VIDB

PORC

PORB

PORA

POUT

OPTT

OPTI

MLIN

VBLK

TBU0

TBU1

TBU2

TBU3

Bandgap

TEST

REFC

Gr id Tim in g

Vs ync

TBU4

SYNV

Focus Processor

DNRV
DAGV

Foc us

TBU5

SYNH

DA C
Ena ble

TBU6

FILT

Start
Logic

PLL Logic

GRES

IC
Oscillator

TBU7

OSCL

DARV

D
A

SCLS

SDAM

64

Memory
Control

DNGV
VCCB
DABV
DNBV

IC Slave

60

REFC
REFN
GNDI
DARH

DNRH
VCCA
DAGH

SDAI

DAC
Calibration
Logic

Digital Power Supplies

Analog Power Supplies


SDAO

GNDB
OGAV
OGAH
GNDP

DNGH
GNDA
DABH
DNBH

55

45

VCCG
GNDG
VCCH
GNDH

50

41

GNDP

65

40

TBU0

VCCP

9.7.3

DPTV585 AA

F_15120_046.eps
120805

Figure 9-48 Internal Block Diagram and Pin Configuration

www.sharatronica.com

RE F N

EN 106

10.

DPTV585 AA

Spare Parts List

10. Spare Parts List


Notes:
Not applicable.

www.sharatronica.com

Revision List

11. Revision List


Manual xxxx xxx xxxx.0
First release.
Manual xxxx xxx xxxx.1
Wiring diagram updated.
Manual xxxx xxx xxxx.2
Chapters 4, 5, 8, and 9 completed.

www.sharatronica.com

DPTV585 AA

11.

EN 107

Das könnte Ihnen auch gefallen