ADC

Delta Adaptive Delta and
Delta Sigma
Modulation/Demodulation
Trainer ST2105
Operating Manual
Ver 1.1
An ISO 9001 : 2000 company
94-101, Electronic Complex Pardeshipura,

Indore- 452010, India
Tel : 91-731- 2570301/02, 4211100
Fax: 91- 731- 2555643
email : info@scientech.bz
Website : www.scientech.bz
Toll free : 1800-103-5050
ST2105
Scientech Technologies Pvt. Ltd.
ST2105
Delta Adaptive Delta and Delta Sigma Modulation / Demodulation Trainer

ST2105
Table of Contents
1.
Features
2.
Technical Specifications
3.
Theory of Delta Modulation
4.
Experiments
5.
6.
Experiment 1
Study of Delta Modulation Demodulation
11
Theory of Adaptive Delta Modulation
17
21
Experiment 2
Study of Adaptive Delta Modulation and Demodulation
Theory of Delta Sigma Modulation
25
29
Experiment 3
Study of Delta Sigma Modulation and Demodulation
7.
Warranty
33
8.
List of Accessories
33
RoHS Compliance
Scientech Products are RoHS Complied.
RoHS Directive concerns with the restrictive use of Hazardous substances (Pb,
Cd, Cr, Hg, Br compounds) in electric and electronic equipments.
Scientech products are Lead Free and Environment Friendly.
It is mandatory that service engineers use lead free solder wire and use the
soldering irons upto (25 W) that reach a temperature of 450C at the tip as the
melting temperature of the unleaded solder is higher than the leaded solder.
ST2105
Features
Both Transmitter and Receiver on same board
Clock generation from Crystal
Switch selectable sampling rates
4 On-board generators at 4 different frequencies (synchronized)
Separate adjustable DC level
Selectable integrator gain setting (by switch or control circuit)
On board 4th order Butterworth low pass filter
Unipolar to bipolar conversion on board
ST2105
Technical Specifications
Crystal Frequency
4.096 MHz
Sampling Clock Frequency
32 KHz, 64 KHz, 128 KHz, 256 KHz (Switch

selectable)
On board Generator
Synchronized & Adjustable Amplitude Sine

wave Generator of 250Hz, 500Hz, 1 KHz,
2 KHz, Separate Variable DC level
Integrator
4 integrator gain settings

Normal, X 2, X 4, X 8
Low Pass Filter
4th order Butterworth (3.4 KHz Cut-off)
Power Consumption
4 VA (approximately)
Test Points
59
Interconnections
4 mm socket
Power Supply
230V 10%, 50Hz
Dimensions (mm)
W 420 x H 100 x D 255
Weight
2.4Kgs (approximately)
ST2105
Theory of Delta Modulation

Delta modulation is a system of digital modulation developed after pulse code
modulation. In this system, at each sampling time, say the Kth sampling time, the
difference between the sample value at sampling time K and the sample value at the
previous sampling time (K-1) is encoded into just a single bit. i.e. at each sampling
time we ask simple question.
Has the signal amplitude increased or decreased since the last sample was taken?
If signal amplitude has increased, then modulator's output is at logic level 1.
If the signal amplitude has decreased, the modulator output is at logic level 0.
Thus, the output from the modulator is a series of zeros and ones to indicate rise and
fall of the waveform since the previous value. One way in which delta modulator and
demodulator is assembled is as show in figure 1 and figure 2.
Delta Modulator
Figure 1
Delta Modulator
Figure 2
ST2105
The Delta Modulator Works as follows :

The analog signal which is to be encoded into digital data is applied to the +ve input
of the voltage comparator which compares it with the signal applied to its -ve input
from the integrator output (more about this signal in forth coming paragraph).
The comparator's output is logic '0' or '1' depending on whether the input signal at +ve
terminal is lower or greater then the -ve terminals input signal.
The comparator's output is then latched into a D-flip-flop which is clocked by the
transmitter clock. Thus, the output of D-flip-Flop is a latched 'l' or '0' synchronous
with the transmitter clock edge.
This binary data stream is transmitted to receiver and is also fed to the unipolar to
bipolar converter. This block converts logic '0' to voltage level of + 4V and logic 'l' to
voltage level - 4V.
The Bipolar output is applied to the integrator whose output is as follows:
a.
Rising linear ramp signal when - 4V is applied to it, (corresponding to binary 1)
b.
Falling linear ramp signal when + 4V is applied to it (corresponding to binary 0).
The integrator output is then connected to the -ve terminal of voltage comparator, thus
completing the modulator circuit.
Let us understand the working of modulator circuit with the analog input waveform
applied as below:
Technique of Delta Modulation

Figure 3
Suppose at some time-instance t = 0, the integrator output voltage is lower than the
analog input. This causes the voltage comparator voltage to go high i.e. logic '1'. This
data is latched in the D- Flip- Flop at the rising edge of transmitter clock., The latched
'1' output of D- flip is translated to - 4V by the unipolar to bipolar converter block.
The integrator then ramps up to catch analog signal.
ST2105
At the next clock cycle t = 1, the integrator output becomes more than the analog
input, so a '0' is latched into D-Flip-Flop. The integrator now ramps downward as
+4V voltage signal from unipolar to bipolar converter appears at its input. Thus, the
ramp signal again tries to catch the fallen analog signal.
As we can observe, after several clock cycles the integrator output is approximation of
the analog input which tries to catch up the analog input at each sample time. The data
stream from D-flip-flop is the delta modulators output.
The delta demodulator consists of a D-Flip-Flop a unipolar to bipolar converter
followed by an integrator and a low pass filter. The delta demodulator receives the
data from D-Flip-Flop of delta modulator. It latches this data at every rising edge of
receiver clock, which is delayed by half clock period with respect to transmitter clock.
This has been done so that the data from transmitter may settle down before being
latched into the receiver Flip-Flop.
The unipolar to bipolar converter changes the output from D-Flip-Flop to either - 4V
or + 4V for logic '1' and '0' respectively.
As it has been seen in case of modulator when the output from unipolar to bipolar
converter is applied to integrator, its output tries to follow the analog signal in ramp
fashion and hence is a good approximation of the signal itself. The integrator's output
contains sharp edges, which are 'smoothened out' by the low - pass filter, whose cutoff frequency is just above the audio band.
Delta modulation offers many advantages as listed below
Simple system / circuitry
Cheap
Single bit encoding allows us to increase the sampling rate or to transmit more
information at some sampling rate for given system bandwidth.
Unfortunately, the practical use of delta modulation is limited due to the following
several drawbacks.
a. Noise
Noise is defined as any unwanted unpredictable random waveform
accompanying the information signal. Whenever the signal is received at the
received by any communication medium, it is always accompanied by noise.
b. Distortion
Distortion means that the receiver's output is not the true copy of the analog
input signal at the transmitter.
Distortion in delta modulation occurs due to following causes:
As it has been seen, when the analog signal is greater then the integrator output, the
integrator ramps up to meet the analog signal. The ramping rate of integrator is
constant. Therefore, if the rate of change of analog input is faster than the ramping
rate, the modulator is unable to catch up with the information signal. This causes a
ST2105
large disparity between the information signal and its quantized approximation. This
error / phenomenon is known as slope - overloading and causes the loss of rapidly
changing the information.
Information Loss due to Rapid input Changes

Figure 4
At first it may look as though the problem of slope overloading can be solved
increasing the ramping rate of the integrator. But as it can be seen from the figure the
effect of the large step-size is to add large sharp edges at the integrator output and
hence it adds to noise problem faced at receiver. This effect itself leads to distorted
receiver output.
Increasing sampling rate cannot be the solution to the slope - overloading problem as
it determines how fast the samples are taken and not the ramping rate of the
integrator.
Effect of Sampling Rate on Quantization Noise & Step-Size

Figure 5
ST2105
c. Another problem with delta modulation is that it unable to pass DC information.

This is not a serious limitation of speech communication but for the systems like
video (picture) transmission DC level does not provide information about
brightness level of the picture for more details see page no. 40.
The above stated limitations of the delta modulation may be traded for acceptable
price in speech application but is totally unsatisfactory for music or video signals.
Testing instruments needed for experimentation in this workbook
1.
Scientech oscilloscope Model 201 20 MHz, Dual Trace, ALT Trigger
2.
Oscilloscope Probes X1 X 10 etc.
10
ST2105
Experiment 1
Objective :
Study of Delta Modulation Demodulation
Procedure :
1.
Connect the mains supply
2.
Make connection on the board as shown in the figure 7
3.
Ensure that the clock frequency selector block switches A & B are in A = 0 and
B = 0 position.
4.
Ensure that integrator 1 block's switches are in following position:
5.
a)
Gain control switch in left-hand position (towards switch A & B).
b)
Switches A & B in A=0 and B=0 positions.
Ensure that the switches in integrator 2 blocks are in following position:

a)
Gain control switch in left-hand position (towards switch A & B)
b)
Switches A & B are in A = 0 and B = 0 positions.
6.
Turn 'ON' of the trainer.
7.
In order to ensure for correct operation of the system, we first take the input to
0V. So connect the '+' input of the delta modulator's voltage comparator to 0V
and monitor on an oscilloscope the output of integrator 1 (TP17) and the output
of the transmitter's level changer (TP15)
If the transmitter's level changer output has equal positive and negative output
levels. Integrators output will be a triangle wave centered around '0' Volts, as
shown in figure 6 (Case A). However, if the level changer's negative level is
greater than the positive level, the integrator's output will appear as shown in
figure 6 (Case B). Should the level changer's positive output level be the greater
of the two levels, the integrator's output will resemble that shown in figure 6
(Case C).
8.
The relative amplitudes of the level changers positive and negative output
levels can be varied by adjusting the level adjust present in the bistable and
level changer circuit 1 block when it is turned anticlockwise, the negative level
increases relative to the positive level, when turned clockwise, the positive level
increases relative to the negative.
Prove that you can obtain all the three waveforms shown in figure 6 by turning
the potentiometer from one extreme to another. Try explaining the reason
behind it.
11
ST2105
Case A : Bipolar output Positive level = Negative level
Case B : Bipolar output Positive level < Negative level
Case A : Bipolar output Positive level > Negative level

Figure 6
9.
Adjust the transmitter's level changer preset until the output of integrator 1
(TP17) is a triangle wave centered around 0 Volts, as shown in figure 6 (Case
A). The peak-to-peak amplitude of the triangle wave at the integrator's output
should be 0.5V (approximately), this amplitude is known as the integrator step
size.
The output from the transmitter's bistable circuit (TP14) will now be a stream of
alternate '1' and '0', s' this is also the output of the delta modulator itself. The
delta modulator is now said to be 'balanced' for correct operation.
10.
Examine the signal at the output of integrator 2 (TP47) at the receiver. This
should be a triangle wave, with step size equal to that of integrator 1, and
ideally centre around 0 Volts. If there is any DC bias at the output of integrator
2, remove it by adjusting the receiver's level adjust preset (in the bistable &
level changer circuit 2 block). This preset adjusts the relative amplitudes if the
positive and negative output levels from the receiver's level changer circuit only
when these levels are balanced will there be no offset at the output of
integrator2.
The receiver's low pass filter (whose cut off frequency is 3.4 KHz.) then filters
output the higher - frequency triangle wave, to leave a DC level at the filters
output (TP51). If the receiver's level adjust present has been adjusted correctly,
12
ST2105
this DC level will be '0' a volt, the delta demodulator is now also balanced for
correct operation.
Figure 7
13
ST2105
11.
Disconnect the voltage comparators '+' input from 0V, and reconnect it to the
~250Hz output from the function generator block; the modulator's analog input
signal is now a 250Hz sine wave.
Monitor this analog signal at the voltage comparator's '+' input TP9 trigger the
scope on this signal together with the output of, integrator 1 (TP17) Note how
the output of the transmitter' integrator follows the analog input, as was
illustrated in figure 1.
Note :- It may be necessary to readjust slightly the transmitter's level adjust
preset (in the bistable & level changer circuit 1 block) in order to obtain a
stable, repeatable trace of the integrator's output signal.
12.
Display the data of the transmitter's bistable (at TP14), together with the analog
input at TP9 (again trigger on this signal), and note that the 250 Hz sine wave
has effectively been encoded into a stream of data bits at the bistable's output,
ready for transmission to the receiver.
13.
For a full understanding of how the delta modulator is working, examine the
output of the voltage comparator (TP11), the bistable's clock input (TP13), and
the level changer's bipolar output (TP15)
14.
Display the output of integrator 1 (TP17) and that of integrator 2 (TP47) on the
scope. Note that the two signals are very similar in appearance, showing that the
demodulator is working as expected.
15.
Display the output of integrator 2 (TP47) together with the output of the
receiver's low pass filter block (TP51). Note that although the integrators
output has been smoothed out somewhat by the low pass filter, some unwanted
'ripple' still remains at filter's output This 'ripple' is due to 'quantization noise' at
the integrator's output, which is caused by the relatively large integrator step
size. This step size can be reduced by increasing the rate at which the system is
clocked (i.e. the sampling frequency), since this reduces the sampling period,
and hence the time available between samples for the integrators to charges up
and down.
16.
The current system clock frequency is 32 KHz. This is set by the A, B switches
in the clock frequency selector block, which are currently in the A= 0, B= 0
positions. While monitoring the same signals, increase the system clock
frequency to 64 KHz, by putting the switches in the A = 0, B = 1 positions.
Note :- If the integrator's output (TP47) no longer gives a stable trace after
changing the clock frequency, make a slight adjustment to the transmitter's level
adjust preset (in the bistable & level changer circuit 1 block), until the trace is
once again stable.
Notice that, at the integrator's (TP47), the frequency of the triangular error
signal doubles, and the peak-to-peak amplitude of that error signal (i.e. the step
size) is now halved.
14
ST2105
Examine the ripple at the low-pass filter's output (TP51). Note that this is now
less than it was before.
17.
By changing the system clock frequency to first 128 KHz (clock frequency
selector switches in A=l, B=0 positions), and then to 256 KHz (switches in A=l,
B=0 positions), note the improvement in the low - pass filter's output signal
(TP51).
Once again, it may be necessary to adjust slightly the transmitter's level adjust
preset, in order to obtain a stable oscilloscope trace.
18.
Using a system clock frequency of 256 KHz (which gives a step size of
approximately 60mV), compare the low pass filter's output. (TP51) with the
original analog input (TP9). There should now be no noticeable difference
between them, other than a slight delay.
19.
While continuing to monitor the transmitter's analog input (TP9) and the
receiver's low-pass filter output (TP51), disconnect the comparator's + input
from the 250Hz sine wave output, and reconnect it no the 500Hz, 1 KHz and 2
KHz outputs in turn. Note that, as the frequency of the analog signal increases,
so the low pass filter's output becomes more distorted and reduced in amplitude.
20.
In order to understand what has caused this distortion, leave the comparator's +
input connected to the 2 KHz sine wave output of the function generator, and
examine the output of integrator 2 (TP47). Note that the integrator's output is no
longer an approximation to the analog input signal, but is instead somewhat
triangular in shape.
Compare this with the output of integrator 1 (TP17), and note that the two
signals are exactly the same; the problem obviously starts in the delta modulator
circuit
21.
Compare the 2 KHz analog input signal (TP9) with the output of integrator 1
(TP17) it should now become clear what has happened.
The analog signal is now changing so quickly that the integrator's output cannot
ramp fast enough to 'catch up' with it, and the result is known as 'slope
overloading.'
22.
Although the system clock frequency i.e. the sampling frequency determines
how often the integrator's output direction (up or down) can change, it does not
affect how quickly the integrator's output can ramp up and down. Consequently,
changing the system clock frequency will not help the slope overload problem;
prove this by changing the clock frequency selector switches, and noting that
the problem is still present.
Return the switches to the A= 1, B=1 (256 KHz clock frequency) position
before continuing.
15
ST2105
23.
If slope overloading is to be avoided in a practical delta modulation system, the

transmitter integrator must be able to ramp up or down at a rate which is at least
as great as the maximum rate of change at the transmitter's analog input. If the
incoming analog signal is a sine wave, its maximum rate of change occurs at the
zero crossing point, and is proportional to both the frequency and the amplitude
of the sine wave.
Hence, the likelihood of slope overloading can be reduced by either reducing
the maximum input frequency, or by reducing the maximum input amplitude to
the delta modulator. We have already seen how slope overloading can be
avoided by reducing the frequency of the analog input signal since there was no
problem with the ~ 250 Hz analog inputs. Now check that the problem can also
be avoided if the amplitude of the input signal is reduced, do this by slowly
turning the ~2 KHz preset anticlockwise.
Note that there comes a time when the integrator's output can once again follow
analog input signal.
24.
Another possible way of overcoming slope overloading is to increase the gain of

the integrators so that they can ramp up and down faster, and so follow even
those analog input waveforms that change very quickly.
To illustrate this, first return the ~2 KHz preset to its clockwise (maximum
amplitude) position, so that slope overloading can once again be seen on the
scope.
In each of the two integrator blocks, there are two red switches labeled A and B.
The 2bit binary code produced by these switches selects one of four integrator
gains, the lowest gain selected when the switches are in the A=0, B=0 positions.
For each increasing step in the switch code from A=0, B=0 to A=1, B=1, the
integrator gain is doubled.
Change the codes produced by the switches (in both integrator 1 and integrator
2 blocks) from A=0, B=0 to A = 1, B=1, to double the gain of the two
integrators; note that slope overloading still occurs.
Then change both sets of switches to the A=1, B=0 position, and finally to the
A=1, B= 1, position, to show that slope overloading can be eliminated if the
integrator gain is large enough. Once again, it may be necessary to make a slight
adjustment to the transmitter's level adjust pressed, in order to obtain a stable
trace on oscilloscope.
Note that, although it is the gain of integrator 1 alone which determines whether
or not slope overloading will occur, integrator 2 must have the same gain if the
amplitude of the demodulator's analog output is to be equal in amplitude to the
modulator's analog input.
16
ST2105
25.
We have observed slope over loading can be overcome by changing anyone of

the three following options:
a.
Reducing the maximum input frequency to the delta modulator.
b.
Reducing the maximum input amplitude, or
c.
Increasing the integrator gain.
In a practical delta modulation communications system, the signal at the

modulator's analog input would normally be in the audio band, so that the
maximum input frequency could not be reduced below about 3.4 KHz without
losing information. This rule out solution (a) above.
The problem with reducing the amplitude for input signals solution (b) is that
smaller input signals then becomes lost in the quantization noise, they become
smaller in amplitude than the integrator's step size. Finally, if the integrator gain
is increased solution (c), much the same problem results as for solution (b),
since the larger step size increase quantization noise and once against 'drowns
out' the smaller signals.
In experiment 2, we will investigate another solution to the problem of slope
cover loading which allows us to use high integrator gains for fast-changing
analog input signals, and low integrator gains for those smaller signals which
would otherwise be 'Drowned out'.
Theory of Adaptive Delta Modulation
As it has been seen, delta modulation system is unable to chase the rapidly changing
information of the analog signal, which gives rise to distortion & hence poor quality
reception. This is known as slope overloading phenomenon. The problem can be
overcome by increasing the integrator gain (i.e. step-size). But using high step-size
integrator would lead to a high quantization noise.
Quantization Noise :
It is defined as error introduced between the original signal, & the quantized signal
due to the fixed step size in which the signal (quantized) is incremented. As the error
is random in nature & hence unpredictable, it can be treated as noise. High
quantization noise may play havoc on small amplitude signals. The solution to this
problem is to increase the integrator gain for fast-changing input & to use normal gain
for small amplitude signals.
The basic idea is to increase the integrator the integrator gain (it is doubled on this
trainer) when slope overload occurs. If still it is unable to catch up with the signal, the
integrator gain is doubled again. The integrator on board has four available gains
standard, standard X2, standard X4, and standard X8. The integrator thus adopts it
self to the gain where its lowest value can just overcome the slope overloading effect.
See figure 8.
17
ST2105
Principal of Adaptive Delta Modulation

Figure 8
Functionally, the adaptive delta modulator/demodulator is shown in figure 9 & figure
10. As it can be observed, the adaptive delta modulator is similar to the delta
modulator except for few blocks namely the counter & the control circuit.
The input to the control circuit is the latched data from the D Flip-Flop. The counter is
reset whenever 'high' appears at the output of the control circuit. Both the counter &
the control circuit are clocked by the same TX clock. The input to the integrator from
the counter is a two-bit control word, which controls the gain of the integrator. When
the output of counter is '00' the gain is lowest (standard) where as it is highest
(standard X8) for counters output '11'.
Control Word
Integrator Gain
00
Standard
01
Standard X2
10
Standard X4
11
Standard X8
Table 1
18
ST2105
Adaptive Delta Modulator

Figure 9
Adaptive Delta Demodulator

Figure 10
The Control Circuit Works as Follows :
The control circuit compares the preset data bit from D flip-flop with the previous two
data bits. Its output to the counter is high when the three bits are identical, the control
circuits output goes low, thus letting the counter advance with every clock cycle. This
advancement continues till the output from the control circuit does not go 'high'. Each
time the counter is incremented from 00 integrator gain is doubled till the counter
reached '11' where it remains in that state until it is reset by the counter. Similarly, the
adaptive delta demodulator is a like delta demodulator except for two blocks namely,
the control circuit & the counter. They function in the same way as in modulator part,
except for the fact that they are clocked by the receiver clock.
19
ST2105
Consider the adaptive delta modulator in operation. In normal case, when slope
overloading is not occurring, the integrator output always hunt above & below the
analog input even after it has caught up with it. The output from the D-Flip-Flop is a
constantly changing' l' to '0' at each TX clock edge. Even when the analog input is
changing at a slightly higher rate, the integrator ramp output is able to catch it in two
clock cycles. Thus, the output of the D-Flip-Flop is never a three or more consecutive
'0' or 1s.
The changing input to the control circuit ensures that its output to the counter is high
& hence the counter is reseted at every clock cycle. Thus the control word from
counter is always '00' forcing the integrator gain at its lowest value, thereby reducing
quantization noise. Here the adaptive delta modulator is behaving just as a delta
modulator.
Suppose, now a fast changing analog signal appears at the input of the modulator such
that the slope overloading occur. The integrator output no longer follows the analog
signal but it spends its time trying to catch up the analog signal (either it ramps down
or up continuously). As a result of continuous ramping in one direction, the D-FlipFlops output is either '0' or '1' for three or more consecutive time. As soon as the third
continuous 1/0 is sensed by the control circuit its output goes low. The counter now
advances to 01 doubling the integrator gain. This increases the ramping rate of the
integrator & it is able to catch the analog signal more faster. In the next clock cycle if
the same situation continues the counter advances to 10' thus forcing the integrator
gain to quadruple its standard value. This situation continues till the counter advances
to '11' where it remains locked until the control logic does not detect a change in the
bit level at its input
As soon as the control circuit detects a change in the bit level, its output goes high,
thus resting the counter & thus normalizing the integrator gain. In adaptive delta
demodulator the control circuit receives the same bit stream as the transmitted one
except for the fact that it is received after a half clock cycle delay. The functioning of
the receiver's control circuit & counter is same as that of the transmitter's block.
Therefore, the demodulator output which itself is a good approximation of the analog
input signal accepts for the inhere spikes. The output from integrator is passed to a
low pass filter to 'smooth out 'the waveform. Thus, adaptive delta modulation system
is thus able to reduce slope-over load error at an expense of small increase in
quantization error. It turns out that in matter of speech transmission the reduced slope
error provides a net advantage in spite of slight increase in quantization error & that
the adaptive delta.
Modulator can operate at the bit rate of 32 KB/S with performance comparable to that
obtained using PCM at 64 KB/S.
20
ST2105
Experiment 2
Objective :
Study of Adaptive Delta Modulation and Demodulation
Procedure :
1.
Connect the mains supply.
2.
Connect the board as per figure 11
3.
Ensure that the clock frequency selector switches A & B are in A=0 & B=0
position.
4.
Ensure that the switches in TX. Integrator gain control block are in following
positions.
5.
a)
Gain control switch at the L.H.S. position. (towards switches A & B)
b)
Switches A & B in position A=0 & B=0.
Ensure that the switches in receiver's integrator gain control block are in
following positions:
a)
Gain control switches at the R.H.S. position. (towards switches A & B)
b)
Switches A & B in Position A=0 & B=0.
6.
Turn all the potentiometers of function, generator block namely 250Hz to

2 KHz to their fully clockwise positions.
7.
Turn ON the supply.
8.
As the gain control switch is towards A & B switches the gain setting is still
manual, connect the voltage comparator's +ve input to 0V & check whether the
modulator & demodulator are balanced for correct operation as in delta
modulation experimentation.
Change the clock frequency selector switches to the A=1, B=1, positions
(256 KHz Clock Frequency) before continuing.
9.
Disconnect the voltage comparators '+' input from 0V and reconnect it to the
2 KHz output from the function generator block.
10.
Monitor the 2 KHz analog input at TP9 and the output of integrator 1 at TP17.
Note that slope overloading is still occurring, as indicated by the fact that the
integrator's output is not an approximation of the analog input signal.
11.
At the transmitter, move the slider of the gain control switch in the integrator 1
block to the right-hand position (towards the sockets labeled A, B). At the
receiver, move the slider of the gain control switch in the integrator 2 blocks to
the left-hand position (again towards the sockets labeled A, B). The gain of each
integrator is now controlled by the outputs of the counter connected to it.
Functionally, the transmitter and receiver are now configured as shown in the
figure 9 & 10 i.e. as adaptive delta modulator and demodulator respectively.
21
ST2105
12.
Once again examine the 2 KHz analog input at TP9 and the output of integrator
1 at TP17, noting that the" slope overloading problem has been eliminated, and
that the integrator's output once again follows the analog input signal. Again, it
may be necessary to adjust slightly the transmitter's level adjust preset, in order
to obtain a stable trace of the integrator's output signal.
13.
Compare the output of integrator 1 (TP17) with that of integrator 2 (TP47);

noting that, as expected, both are identical in appearance.
14.
Examine the output of the low pass filter (TP51) and the output of integrator 2
(TP47). The filter has removed the high-frequency components from the
integrator's output signal, to leave goods, clean 2 KHz sine wave.
15.
Compare the original 2 KHz analog input signal (at TP9) with the output signal
from the receiver's low pass filter at TP47).
Note that the demodulator's output signal is equal in amplitude to the
modulator's input signal, but is delayed somewhat.
16.
Disconnect the voltage comparators '+' input from the 2 KHz function
generator output, and reconnected it in turn to the 1 KHz, 500Hz and 250Hz
outputs, noting in each case that the demodulators output signal is identical to
the modulator's input signal, but delayed in time.
17.
The adaptive delta modulator/demodulator system has therefore eliminated any

slope overloading problems. To examine in detail how it does this, reconnect
the voltage comparator's '+' input to the function generator's 2 KHz output, then
reduce the system clock (i.e. sampling) frequency to 32 KHz, by putting the
clock frequency selector switches in the A=0, B=0 positions.
Although a 32 KHz sampling frequency is too low to ensure that an undistorted
output is obtained from the demodulator's low pass filter, it does increase the
step size to a level, which makes it easier to understand how the system is
operating.
18.
Monitor the 2 KHz analog input signal at TP9 and at the output of integrator 1
(TP17). It should now become a little clearer as to how the adaptive delta
modulator is operating. It will be noted that the slope of the integrator's output
signal is no longer constant, but increases in a series of discrete steps, in order
to 'catch up' with the fast-changing analog input signal.
If the integrator output does not 'catch up' with the analog input within two
clock periods of its direction changing, the slope of the integrator's output
signal. (i.e. the integrator gain) is doubled. If it has still not caught up with the
analog input signal by the end of the third clock period, the integrator gain will
once again be doubled. If the integrator output still lags behind at the end of the
fourth clock period, the integrator's gain is doubled once again, to its maximum
value. It then remains at this value until the integrator output 'catches up' with
the analog input signal. Once the integrators output 'overtakes' the analog input
signal, its direction changes, and its rate of change reverts to the minimum
value.
22
ST2105
19.
Examine also the test points in the adaptive control circuit 1 block (TP20-24), to
ensure you have a complete understanding of how the adaptive delta modulator
is operating.
20.
While monitoring the outputs of the modulator's binary counter (TP21 and 22),
slowly turn the 2 KHz preset anticlockwise, in order to reduce the amplitude of
the 2 KHz analog input signal. Notice that once the analog input signal becomes
small enough, both the counter's outputs becomes permanently low, causing the
integrator to have minimum gain. This happens because the input signal is now
so small that the integrator can always follow it, even with minimum gain.
The result is that small-amplitude input signals can be transmitted with
minimum integrator gain, thereby keeping quantization noise to a minimum at
the demodulators output.
23
ST2105
Figure 11
24
ST2105
Theory of Delta Sigma Modulation

The delta modulation & adaptive delta modulation suffers from two serious
limitations, namely,
1.
2.
They are not able to pass DC level information, which is a must in video
systems.
The signal - to - noise ratio decreases as the signal frequency increases.
Both these serious limitations can be overcame by delta sigma modulation.

The delta modulator on-board can pass DC level information if the integrators are
zeroed before hand (by level adjust presets) & the gains of integrator at two ends (TX
& RX) are exactly equal. This is possible on ST2105 board but not in real life
operation where TX & RX are separated by hundreds of kms & they are expected to
work over a long period without additional setting up.
The inherent short coming of the delta modulator to pass DC level information is due
to the fact that it passes the information about the change in the voltage level & not
the actual voltage level itself itself e.g. encodes the change from -2V to -1V same as it
would encode a change from +2V to +3V.
In delta sigma modulation the integrator is added in front of the delta sigma
modulator. This simple arrangement makes a big change in the circuit behaviour. It
now responds to actual voltage levels rather than the change in the voltage level.
The effect of the addition of integrator before the delta modulator can be done away
by adding a differentiator at the end of the receiver. The System looks as shown in
figure 12.
Delta Sigma Modulator

Figure 12
The system shown in the figure 12 & 13 can be simplified further. Since the voltage
comparator is highly non-linear device cannot transfer the two integrations at its input
to one integration at its output.
The voltage comparator functionally can be thought of as a unity gain differential
amplifier followed by a zero-crossing detector.
If the voltage comparator is replaced by this circuit, the no. of integrators can be
reduced to one (at the output of unit-gain differential amplifier).Similarly, since the
low pass filter is a linear circuit element the effect of integrator at the input of LPF is
nullified by the differentiator present at its output. Therefore, these two blocks are
redundant in the receiver. The resulting circuit looks as in figure 14 & 15.
25
ST2105

Figure 13

Figure 14
26
ST2105

Figure 15
To see how the circuit functions, suppose that initially the TX data is at logic '1' & the
input remains constant at +2V.
Since logic 1 is present at the input of unipolar - to- bipolar converter, its output is 4V, which appear at -ve terminal of unity gain differential amplifier. Its output soon
switches to +6V. This +6V appears at the input of integrator which ramps down at a
fast rate. As soon as it crosses zero level, the zero-crossing detectors output goes zero
which is latched in the coming clock cycle. Thus the D-Flip-Flops output goes low &
a zero is transmitted.
The zero's appearance at input of unipolar to bipolar converter makes it switch its
output to +4V. With +4V input to the unity gain differential amplifier, its output goes
to -2V level. Since -2V signal is present at input of integrator; it ramps up slowly, as
the rate of ramping depends on the input applied to it. The ramp will not be able to
cross-up zero at this slow rate, so again a zero is latched at the next clock cycle. Thus,
the inference that can be drawn is that smaller the signal at integrator input, slower it
will ramp up or down thus latching the same data bits for more clock periods.
Thus the mark to space ratio conveys the information about the mean level of the
signal & the signal & the modulator's output depends on the actual signal amplitude
itself & not only on its change.
The demodulator's work here is to extract the mean level information from the markto space ratio transmitted to it.
The received data is latched into D-Flip-Flop by the receiver clock, which has been
before being latched. The level changer provides the +ve & -ve voltages needed to
reconstruct the input analog signal. It also inverts the signal & compensate for the
inversion at transmitter automatically. The work of the low pass filter is to remove the
spikes introduced by switching action of unipolar to bipolar converter.
27
ST2105
Advantage offered by Delta Sigma Modulation:

1.
The first & the foremost advantage of delta sigma modulation is its ability to
transmit DC Level information.
2.
Receiver Simplicity, since there is no integrator in the demodulator circuit. With

no integrator in the receiver, we do not have the problem of its quantization
noise or ramping rate limitation, which leads to slope overload at high
frequency signals.
3.
With absence of integrator in receiver, the errors due to noise disturbances

during transmission are no cumulative.
4.
The signal - to - Noise ratio is independent of frequency of analog signal unlike

in delta modulation where it decreases as the frequency of information signal
increases.
28
ST2105
Experiment 3
Objective :
Study of Delta Sigma Modulation and Demodulation
Procedure :
1.
Connect the mains supply.
2.
Make connections as per figure 16
3.
Confirm that the clock frequency selector blocks switches A & B are in position
A=1 & B=1.
4.
Confirm the positions of various switches of integrator block's are in following

position.
a)
Gain control switch in L.H.S. position (near A & B switches).
b)
Switches A & B in A=1 & B=1 position.
5.
Turn ON the power supply.
6.
The delta sigma system is currently being clocked at 256 KHz, as indicated by
the current positions of the clock frequency selector switches (A=1, B=1).
Reduce the clock frequency to 128 KHz (switch positions A= 1, B=0), then
64 KHz (A=0, B=1), and finally to 32 KHz (A=0, B=0), while monitoring the
output of the demodulator at TP51.
Note : That as the clock frequency is reduced, so the analog output signal
becomes less 'smooth', indicating that clocking frequency affects the quality of
the demodulator's output signal. Leave the system clock frequency at 32 KHz,
since it is easiest to analyze the operation of the delta sigma system when the
clock frequency is at minimum.
29
ST2105
Figure 16
30
ST2105
7.
In order to understand exactly how the delta-sigma modulator is working

examine the following signals: analog input (TP6), differential amplifier output
(TP8), integrator output (TP17), Voltage comparator output (TP11) and level
changer output (TP15)
Note : In the case of signals at test points 8, 17, 11 and 15, trigger the scope on
the analog input signal (TP6), and if necessary trim the transmitter's level adjust
preset (in the bistable & level changer circuit 1 block) in order to obtain a
stable, repeatable waveform.
8.
At the demodulator, examine the bistable's data output (TP33), the level
changer's output (TP34), and the output of the low pass filter (TP51), to
understand how the transmitted data stream is demodulated.
9.
Return the system clock frequency to 256 KHz (clock frequency selector
switches in A=1, B=1 positions), so that the demodulator's output once again
becomes a good, clean sine wave.
10.
While examining the modulators analog input TP6 and the receiver's low pass
filter output; increase the amplitude of the analog input signal to its maximum
value, by turning the function generators ~250Hz preset fully clockwise.
Note: the peaks of the demodulator's output signal become peak-to-peak
amplitude if exceeds that of the transmitter's level changer output, causing the
modulator to 'saturate'. The result is a signal at the modulator's output which
contains long periods when a continuous stream of' 1s or '0's is transmitted.
These long streams of the same digit are responsible for the flattening of peaks
at the demodulator output.
This amplitude overloading is delta-sigma modulations equivalent of delta
modulation's 'slope over loading', and it occurs whenever the amplitude of the
analog input signal exceeds that of the transmitter's level changer output.
Examine the signals at the delta-sigma modulator and demodulator, in order to
understand exactly how amplitude over loading occurs.
11.
Return the amplitude of the analog input signal to 5 volts P P by adjusting the
~250Hz preset in the function generator block.
While monitoring the output of the receiver's low pass filter output (TP51),
reduce the gain of the integrator 1 by putting the integrator's A, B switches in
the A=0, B=0 position.
Note : That the demodulator's output becomes distorted; this implies that there
is a minimum integrator gain is necessary in the modulator circuit, in order to
guarantee correct operation of the delta modulator system.
Reduce the amplitude of the 250Hz analog input signal (by turning the ~250Hz
preset anticlockwise), and notice that the distortion can be removed by using an
analog input signal of lower amplitude.
Return integrator 1's A, B switches to the A=1, B=1 positions before continuing.
31
ST2105
12.
Remove the differential amplifier's '+' input from the function generator's
~250Hz output, and reconnect it in turn to the ~500Hz, ~1 KHz and ~2 KHz
outputs. In each case, adjust the amplitude adjustment preset for a sine wave of
5 volts P P (to avoid amplitude overloading), and monitor the signal at the
demodulator's output (TP51).
Note : that the output is in each case a good sine wave, and that there is no
distortion as the frequency of the analog input signal is increased.
13.
Finally, connect the differential amplifier's '+' input to the function generators
DC output monitor the analog input (TP6) and the demodulated output (TP51),
while turning the DC preset from its fully anticlockwise (-4.7V) position to its
fully clockwise (+4.7V) position. Note that the demodulator's output changes
accordingly, indicating that the delta- sigma system can handle DC levels.
32
ST2105
Warranty
1.
We guarantee the product against all manufacturing defects for 24 months from
the date of sale by us or through our dealers. Consumables like dry cell etc. are
not covered under warranty.
2.
The guarantee will become void, if

a)
The product is not operated as per the instruction given in the operating
manual.
b)
The agreed payment terms and other conditions of sale are not followed.
c)
The customer resells the instrument to another party.
d)
Any attempt is made to service and modify the instrument.
3.
The non-working of the product is to be communicated to us immediately giving

full details of the complaints and defects noticed specifically mentioning the
type, serial number of the product and date of purchase etc.
4.
The repair work will be carried out, provided the product is dispatched securely
packed and insured. The transportation charges shall be borne by the customer.
List of Accessories
1.
Patch Cord 8"..........................................................................................10 Nos.
2.
Patch Cord 16"........................................................................................6 Nos.
3.
Patch Cord 20"........................................................................................3 Nos.
4.
Mains Cord .............................................................................................1 No.
5.
e-Manual ................................................................................................1 No.
33

ADC

Hochgeladen von

Dokumentinformationen

Copyright

Verfügbare Formate

Dieses Dokument teilen

Dokument teilen oder einbetten

Freigabeoptionen

Stufen Sie dieses Dokument als nützlich ein?

Sind diese Inhalte unangemessen?

Copyright:

Verfügbare Formate

ADC

Hochgeladen von

Copyright:

Verfügbare Formate

Delta Adaptive Delta and

An ISO 9001 : 2000 company

94-101, Electronic Complex Pardeshipura,

Scientech Technologies Pvt. Ltd.

Delta Adaptive Delta and Delta Sigma Modulation / Demodulation Trainer

Theory of Delta Modulation

Theory of Adaptive Delta Modulation

Theory of Delta Sigma Modulation

Both Transmitter and Receiver on same board

Clock generation from Crystal

Switch selectable sampling rates

4 On-board generators at 4 different frequencies (synchronized)

Separate adjustable DC level

Selectable integrator gain setting (by switch or control circuit)

On board 4th order Butterworth low pass filter

Unipolar to bipolar conversion on board

Scientech Technologies Pvt. Ltd.

Sampling Clock Frequency

32 KHz, 64 KHz, 128 KHz, 256 KHz (Switch

Synchronized & Adjustable Amplitude Sine

4 integrator gain settings

Low Pass Filter

4th order Butterworth (3.4 KHz Cut-off)

230V 10%, 50Hz

W 420 x H 100 x D 255

Scientech Technologies Pvt. Ltd.

Theory of Delta Modulation

The Delta Modulator Works as follows :

Rising linear ramp signal when - 4V is applied to it, (corresponding to binary 1)

Falling linear ramp signal when + 4V is applied to it (corresponding to binary 0).

Technique of Delta Modulation

Simple system / circuitry

Information Loss due to Rapid input Changes

Effect of Sampling Rate on Quantization Noise & Step-Size

c. Another problem with delta modulation is that it unable to pass DC information.

Scientech oscilloscope Model 201 20 MHz, Dual Trace, ALT Trigger

Oscilloscope Probes X1 X 10 etc.

Scientech Technologies Pvt. Ltd.

Connect the mains supply

Make connection on the board as shown in the figure 7

Ensure that integrator 1 block's switches are in following position:

Gain control switch in left-hand position (towards switch A & B).

Switches A & B in A=0 and B=0 positions.

Ensure that the switches in integrator 2 blocks are in following position:

Gain control switch in left-hand position (towards switch A & B)

Switches A & B are in A = 0 and B = 0 positions.

Turn 'ON' of the trainer.

Scientech Technologies Pvt. Ltd.

Case A : Bipolar output Positive level = Negative level

Case B : Bipolar output Positive level < Negative level

Case A : Bipolar output Positive level > Negative level

Scientech Technologies Pvt. Ltd.

Scientech Technologies Pvt. Ltd.

Scientech Technologies Pvt. Ltd.

Scientech Technologies Pvt. Ltd.

If slope overloading is to be avoided in a practical delta modulation system, the

Another possible way of overcoming slope overloading is to increase the gain of

Scientech Technologies Pvt. Ltd.

We have observed slope over loading can be overcome by changing anyone of

Reducing the maximum input frequency to the delta modulator.

Reducing the maximum input amplitude, or

Increasing the integrator gain.

In a practical delta modulation communications system, the signal at the

Scientech Technologies Pvt. Ltd.