Sie sind auf Seite 1von 6

One Technology Way P.O. Box 9106 Norwood, MA 02062-9106 Tel: 781.329.4700 Fax: 781.461.3113 www.analog.

com

Activity 6. BJT Current Mirror


Objective:
The goal of this activity is to study the BJT current source or current mirror. Important attributes for
current sources include high output resistance with a wide range of voltage compliance and rejection
of external variations such as power supply or temperature.

Notes:
As in all the ALM labs we use the following terminology when referring to the connections to the
M1000 connector and configuring the hardware. The green shaded rectangles indicate connections to
the M1000 analog I/O connector. The analog I/O channel pins are referred to as CA and CB. When
configured to force voltage / measure current -V is added as in CA-V or when configured to force
current / measure voltage -I is added as in CA-I. When a channel is configured in the high impedance
mode to only measure voltage -H is added as CA-H.
Scope traces are similarly referred to by channel and voltage / current. Such as CA-V , CB-V for the
voltage waveforms and CA-I , CB-I for the current waveforms.

Simple Current Mirror


Materials:
Analog Discovery Lab hardware
Solder-less breadboard
Jumper wires
2 - small signal NPN transistors (2N3904 or SSM2212)

Directions:
The good way to measure the characteristics of the current mirror is to reuse the same basic
Rev 02 May 2015 16:58 | Page 1

configuration that was used in the common emitter BJT curve tracer experiments. Diode connected
transistor Q1 is connected across the base and emitter terminals of Q2. Iin will be equal to the Channel
A output current. Iout will be the current measured by channel B.

Figure 1 Current mirror test circuit

Hardware Setup:
In the current mirror configuration, generator Channel A is configured as SIMV (CA-I). The VBE of Q1 and
Q2 will be the measured Channel A voltage (CA-V). The collector voltage is swept using a ramp from
Channel B (SVMI) set to 4.6V Max and 0.6 V Min. The mirror output current is measured by the CB-I
current measurement. You can use the X-Y mode displaying CA-I on the X axis (Iin) and CB-I (Iout) on
the Y axis to plot the current mirror transfer function. You can use the CA-I - CB-I math waveform to
plot the current mirror input to output error and offset. The CB-I/CA-I math waveform can be used to
plot the current mirror Iout/Iin current gain.

Procedure:
Two identical transistors with the same base to emitter voltage will have the same collector current IC.
The second transistor, Q2, in effect mirrors the current in the first, Q1. Remembering the collector
current to base emitter voltage relationship for a bipolar transistor:

where:
Is = the saturation current, and is a constant
VBE is the base emitter voltage
The thermal voltage, KT/q = 25.8 mV at room temperature

Rev 02 May 2015 16:58 | Page 2

Identical transistors by definition have the same IS. In the simple current mirror, both transistors have
the same VBE. Thus, both transistors will have the same IC and if base currents are ignored, Iin = Iout.
Actually IC1is Iin - (IB1 + IB2).

Questions:
You are to measure Iin, Rout seen into the collector of Q2, the current mirror gain = Iout/Iin and
determine the Norton and Thevenin equivalent circuits for this mirror.

Current Mirror with Base Current Compensation


Modify the simple mirror circuit by adding the base current compensation transistor Q3 as shown
below. Repeat the same procedure you followed for the simple mirror circuit. In addition to the same
quantities and graphs, does your data indicate any advantage to this circuit? Any disadvantages?

Figure 2 Current Mirror with Base Current Compensation


For Further Reading:
http://en.wikipedia.org/wiki/Current_mirror

Wilson Current Mirror


Rev 02 May 2015 16:58 | Page 3

Modify the simple mirror into a Wilson Mirror as shown below. Repeat the same procedure you
followed for the simple mirror circuit. In addition to the same quantities and graphs, does your data
indicate any advantage to this circuit? Any disadvantages?

Figure 3 Wilson current mirror

Questions:
For Further Reading:
http://en.wikipedia.org/wiki/Wilson_current_source

Widlar current mirror


Modify the simple mirror into a Widlar Mirror as shown below. Repeat the same procedure you
followed for the simple mirror circuit. In addition to the same quantities and graphs, does your data
indicate any advantage to this circuit? Any disadvantages?

Rev 02 May 2015 16:58 | Page 4

Figure 4 Widlar current mirror

Questions:
1. Use the output impedance of the simple mirror to determine the Early voltage for the NPN
transistor.
2. Build a mirror using PNP transistors and use the output impedance of the simple mirror to
determine the Early voltage for the PNP transistor.
3. The output impedance of a Widlar current mirror is approximately,

where: ro = VAF/IC
VAF is the Early voltage.
gm = IC/VT is the transconductance. And
RE is the emitter resistor.
How accurately does this formula predict the output impedance of the Widlar current mirror you
constructed?
4. If base currents are not ignored, how is Iout related to Iin in the simple current mirror?
5. If I need a second (or third) copy of Iin how would I make it?
For Further Reading:
http://en.wikipedia.org/wiki/Widlar_current_source

low Input Headroom Mirror


Objective:
The goal of this activity is to study BJT current source or current mirror with lower input headroom
requirements.

Materials:
1 - 150 K Resistor (or a 100 K in series with a 47 K)
2 - small signal NPN transistor (2N3904 or SSM2212)
1 - small signal PNP transistor (2N3096)

Rev 02 May 2015 16:58 | Page 5

Directions:
The diode configuration with nearly zero turn on voltage from activity 2 is used here to make a
current mirror. The current input node at the collector of Q1 (base of PNP Q3) is now much closer to
ground compared to the conventional current mirror. What advantages would this have over the
conventional mirror?

Figure 5 Low input head room mirror


Ideally the collector of PNP Q3 would be connected to some negative voltage with respect to ground.
Try connecting the collector of Q3 to a negative voltage supplied by a battery connected with its +
terminal connected to ground (collector of Q3 connected to - terminal of battery). What happens? Can
the input node of the mirror get even closer to ground now?
For Further Reading:
Return to ALM Lab Activity Table of Contents

Analog Devices, Inc. All rights reserved. Trademarks and


registered trademarks are the property of their respective owners.

Rev 02 May 2015 16:58 | Page 6

www.analog.com

Das könnte Ihnen auch gefallen