Beruflich Dokumente
Kultur Dokumente
MEMORY BASICS
Overview
Memory definitions
Random Access Memory (RAM)
Static RAM (SRAM) integrated circuits
Cells
and slices
Cell arrays and coincident selection
Memory Definitions
Memory Organization
Example memory
contents:
A
memory with 3
address bits & 8 data
bits has:
k = 3 and n = 8 so 23
= 8 addresses labeled
0 to 7.
23 = 8 words of 8-bit
data
Place a valid address on the address lines and valid data on the data
lines.
Toggle the memory write control line
Memory Operation
Memory Operation
C
ha
pt
er
8
11
ha
pt
er
8
14
Chapter 8
15
To build a RAM IC
from a RAM slice,
we need:
Decoder : decodes
the n address lines to
2n word select lines
A 3-state buffer on the data output
permits RAM ICs to
be combined into a
RAM with c 2n words
Diagram of 16x1
RAM Using a 4 x 4
RAM Cell Array
Diagram of 8x2
RAM Using a 4 x 4
RAM Cell Array
Constructing a 256K x 8
RAM with four 64K x 8
RAM chips.
256K-word memory
requires an 18-bit
address. The least 16
least significant bits are
applied to the address of
all four chips. The tow
most significant bits are
applied to a 2x4
decoder.
Store charge
Charge or discharge
C is driven by 3-state
drivers
Sense amplifier is used
to change the small
voltage change on C into
H or L
In the electronics, B, C,
and the sense amplifier
output are connected to
make destructive read
into non-destructive read
Word
select
0
S elect
Word
select
0
D R A M
cell
model
D R A M
cell
Word
select
1
D R A M
cell
S elect
2
1
D
2 1
D R A M
cell
model
D R A M
cell
R ead/W rite
logic
S ense
amplifier
D ata i n
D ata
i n
D ata
o ut
R ead/ B it
W rite
select
(b)
S ymbol
W rite
l ogic
R ead/
W rite
B it
select
(a)
L ogic
d iagram
R ead l ogic
D ata o ut
Dynamic RAM
DRAM Types
C
ha
pt
er
8
25