Beruflich Dokumente
Kultur Dokumente
1 of 6
http://www.vlsi-expert.com/2013/12/digital-basic-15-multiplexer-mux.html
Powered by
Translate
A online information Center for all who have Interest in Semiconductor Industry.
Content
VLSI BASIC
Low Power
STA & SI
Physical Design
Video Lectures
VLSI Glossary
Recommended Book
Featured Post
Follow by Email
Index
Chapter1
Chapter2
Chapter3
Digital
Background
Semiconductor Background
CMOS
Processing
Chapter4
1.1
1.2
1.3a
1.3b
1.4
1.5
Number
System
Digital
Arithmetic
Logic
Gates
Logic
Gates
Combinational
Circuits
Multiplex
(MUX)
1.6
Be the first of your friends to like this
De-Multiplexer:
Receives information on a single line and transmits that information on one of 2n possible output lines.
The selection of specific output line is controlled by the bit values of n selection lines.
Multiplexer:
Multiplexing means transmitting a large number of information units over a smaller number of channels lines.
A digital multiplexer is a combinational circuit that selects binary information from one of many inputs lines and directs it
in a signal output line.
The selection of a particular line is controlled by a set of selection lines.
Normally, there are 2n input lines and n selection lines whose bit combinations determine which input is selected.
Multiplexers can be used for the implementation of Boolean functions, combinational circuits. They can also used for
parallel to serial conversion.
Multiplexer is also called data selector or universal circuit.
It is used for connection two or more sources to a single destination among computer units and it is useful for
constructing a common bus system
Total Pageviews
3,436,496
Posts
Comments
Important Points:
To implement 2n :1 MUX by using 2:1 MUX, the total number or 2:1 MUX required is 2n-1
Given MUX
4
4
8
8
:
:
:
:
1
1
1
1
To be implemented
MUX
16 : 1
64 : 1
64 : 1
256 : 1
Required
No of MUX
4+1=5
16+4+1=21
8+1 =9
32+4+1=37
Popular Posts
Basic of Timing
Analysis in Physical
Design
"Timing Paths" : Static
Timing Analysis (STA)
basic (Part 1)
Blog Archive
2016 (8)
2015 (15)
2014 (15)
2013 (12)
December (6)
DIGITAL BASIC 1.5 : Multiplexer
(MUX)
DIGITAL BASIC 1.4 :
Combinational
Circuits
DIGITAL BASIC 1.3 : LOGIC
GATES (Part - b)
DIGITAL BASIC -
7/17/2016 10:30 PM
2 of 6
http://www.vlsi-expert.com/2013/12/digital-basic-15-multiplexer-mux.html
Violation" : Static
Timing Analysis (STA)
basic (Part 3b)
"Examples Of Setup
and Hold time" : Static
Timing Analysis (STA)
basic (Part 3c)
"Time Borrowing" :
Static Timing Analysis
(STA) basic (Part 2)
Effect of Wire Length
On the Slew: Static
Timing Analysis (STA)
Basic (Part-7a)
1.3 : LOGIC
GATES (Part - a)
DIGITAL BASIC 1.2 : DIGITAL
ARITHMETIC
DIGITAL BASIC 1.1 : NUMBER
SYSTEM
October (2)
May (1)
April (1)
March (1)
January (1)
2012 (15)
2011 (17)
2010 (5)
2008 (1)
Recent Visitors
NOT/Inverter
Y=A
AND
Y=A.B
OR
Y=A+B
Followers
NOR
Y=(A+B)
NAND
Y=(A.B)
7/17/2016 10:30 PM
3 of 6
http://www.vlsi-expert.com/2013/12/digital-basic-15-multiplexer-mux.html
XOR
XNOR
Implementation Table
Example
7/17/2016 10:30 PM
4 of 6
http://www.vlsi-expert.com/2013/12/digital-basic-15-multiplexer-mux.html
Example
Implement the following Boolean function with 8 : 1 multiplexer
F(A,B,C,D) = M (0,3,5,6,8,9,10,12,14)
Solution
The given maxterms are inverted to obtain minterms. From the minterms, we can implement the above Boolean function by using 8 :
1 multiplexer. Select lines are B, C and D, the input variable is A.
F(A,B,C,D) = m(1,2,4,7,11,13,15)
Example
Implement the following Boolean function with 8 : 1 multiplexer
F(A,B,C,D) = m (0,2,6,10,11,12,13) + d(3,8,14)
Solution.
The Boolean function has three dont care conditions which can be treated as either 0s or 1s. In this example dont care condition is
consider as 1.
Linkwithin
Reactions:
6 comments:
7/17/2016 10:30 PM
5 of 6
http://www.vlsi-expert.com/2013/12/digital-basic-15-multiplexer-mux.html
Reply
Replies
VlsiExpertGroup January 4, 2016 at 7:31 PM
if you can't use anyother gate.. like AND, OR, XOR .. then 5 is correct. but in case you can use any such basic gates - then 4
is correct answer.
Reply
Comment as:
Publish
Home
Older Post
Synopsys Design
Constraints (SDC)...
Parasitic
Interconnect Corn...
Clock
Reconvergence P...
"Examples Of Setup
and Hold time" : St...
www.vlsi-expert.com
www.vlsi-expert.com
www.vlsi-expert.com
www.vlsi-expert.com
www.vlsi-expert.com
7/17/2016 10:30 PM
6 of 6
http://www.vlsi-expert.com/2013/12/digital-basic-15-multiplexer-mux.html
"Timing Paths" :
Static Timing Anal...
Maximum Clock
Frequency : Static...
"Time Borrowing" :
Static Timing Anal...
Design constraint :
Maximum transitio...
www.vlsi-expert.com
www.vlsi-expert.com
www.vlsi-expert.com
www.vlsi-expert.com
www.vlsi-expert.com
AddThis
7/17/2016 10:30 PM