Name: ____________________

Schedule: _________________
Course/ Year: _____________

Rating: _____________________
Instructor: _________________

Experiment No. 4
NAND & NOR gates
I.

II.

LEARNING OBJECTIVES:
1.

To explain the operations of a NOR gate.

2.

To explain the operations of a NAND gate.

3.

To
articulate
universal gates.

4.

To demonstrate the operation of Nor and Nand

gates using MULTISIM / PROTEUS software
through computer simulation.

the

characteristics

of

LEARNING CONTENTS
NOR Gate
The NOR gate is derived from the OR gate.
It
produces a high logic output when the inputs are all at
logic low level, and a low logic output when at least
one input is high logic level. Initially, this may not
appear easy to remember until one realizes that the NOR
gate is formed by an OR gate followed by an inverter.
As shown in the table, notice that the resulting output
is simply the complement of the OR gates.

NAND Gate
The NAND Gate produces a low logic output only
when all its inputs are high.
This is simply a
complement of the AND gate.
The NAND means NOT AND.
This only if characteristic makes the NAND gate one
of the most useful gates in logic design. As listed in
the truth table, notice that when one or more inputs
are low, the output is high. The output goes low only
when all inputs are high.
III. MATERIALS:

1 Triple 3-input NOR gate (7427)

1 Triple 3-input NAND gate (7410)
1 2-input NOR gate (7402)
1 2-input NAND gate (7400)
Connecting wires, Breadboard / Logic Trainer
Computer Desktop
Power Supply (Output Voltage DC 5V)/Oscilloscope
I.

PROCEDURE:
1. Apply power to the 7427 and verify proper
operation of one of the 3-input gates by measuring
the output voltage level for each of the 8 inputsignal combinations as shown in Figure 4.1. Use
input voltage levels of 0 = 0V dc, 1 = +5V dc, and
use the measured output voltage levels to complete
the truth table in Table 4-1.

Figure 4.1
Truth Table 4-1
A
0
0
B
0
0
C
0
+5
D
+5
0

0
+5
0
0

0
+5
+5
0

+5
0
0
0

+5
0
+5
0

+5
+5
0
0

2. In reference to Figure 4.1, Connect the 3

to one of the gates so it can be used
inverter. Check if the gates operates
inverter by applying 0V dc, and then +5V dc
input and record the corresponding outputs.
Input V dc
Output V dc

0
+5

+5
+5
+5
0
inputs
as an
as an
to the

+5
0

3. Determine whether or not a 3-input NOR gate will

function as an inverter if two of the inputs are

left unconnected and the third input is used as

the single input.
__________________________________________________
__________________________________________________
__________________________________________________
______________________________________________

4. Connect two of the NOR gates as shown in Figure

4.2, and complete the truth table in table 4-2 to
verify operation as an OR function.

Figure 4.2
Table 4-2
A
B
C

0
0
0

0
+5
+5

+5
0
+5

+5
+5
+5

5. Connect three of the NOR gates as shown in Figure

4.3, and complete the truth table in table 4-3 to
verify operation as an AND gate function.

Figure 4.3

Table 4-3

A
B
C

0
0

0
+5

+5
0

+5
+5

6. Apply power to the 7410 and verify proper

operation of one of the 3-input gates by measuring
the output voltage level for each of the eight
input-signal combinations shown in Figure 4.4. Use
input voltage levels to complete the truth table
in table 4-4.

Figure 4.4
Table 4-4
A
B
C
D

0
0
0

0
0
+5

0
+5
0

0
+5
+5

+5
0
0

+5
0
+5

+5
+5
0

+5
+5
+5

7. Connect the 3-input on the gates together so that

it can be used as an inverter. Verify that gate
operates as an inverter by applying 0V dc and then
+5V dc to the input and record the corresponding
outputs in table 4-4-1.
Table 4-4-1
Input V dc
Output V dc

+5

8. Determine whether or not a 3-input NAND gate will

function as an inverter if two of the inputs are

left unconnected and the third input is used as

the single input.
9. Connect the two of the NAND gates shown in Figure
4.5 and complete the truth table in table 4-5.

Figure 4.5
Table 4-5
A
B
C

0
0

0
+5

+5
0

+5
+5

10.
Connect three of the NAND gates as shown in
Figure 4.6 and complete the truth table in table
4-6 to verify operation as an OR function.

Figure 4.6
Truth Table 4-6
A
B
C

0
0

0
+5

+5
0

+5
+5

11.
Using Multisim / Proteus software simulate
the circuit in figure 4.2, 4.3, 4.5 and 4.6.
Observe their outputs.
Does it produce the same

output you have made in Table 4-2, Table 4-3,

Table 4-5 and Table 4-6 respectively.

II.

EVALUATION:
1.

Implement
the
logic
circuit
that
has
the
expression x= (AB . (C+D)) using only Nor and
Nand Gates.
Sketch your logic circuit here.

2.

For the truth table given below, develop

equivalent Boolean expression.
Simplify
expression using Boolean algebra.
Input
A
0
0
0
0
1
1
1
1

VI.

OBSERVATION:

Input
B
0
0
1
1
0
0
1
1

Input
C
0
1
0
1
0
1
0
1

Output
D
0
1
0
0
0
0
0
0

the
the

_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________

VII. CONCLUSION:
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_______________________________________________________
_____________________________________