EEE589

Analog IC Design

L T P
3 0 2

C
4

Version No. 2.00

Prerequisite: Objectives:
To design analog IC components and building blocks in CMOS technology. To understand the
relationships between devices, circuits and systems. Emphasize the design of practical amplifiers,
small systems and their design parameter trade-offs.
Expected Outcome:
A student who successfully fulfills the course requirements will have demonstrated:
an ability to analyze bias circuit using CMOS current mirror.
an ability to design feedback and differential operational amplifier.
an ability to analyze stability of operational amplifiers
an ability to apply frequency compensation techniques for Amplifiers
an ability to analyze basic operation of PLL.
Unit I
Current source and Amplifier design
MOS Device models, MOS Current Sources and Sinks, Current Mirror: Basic Current Mirrors,
Cascode current Mirrors. Current and Voltage Reference circuits. Single stage Amplifies: Basic
concepts, Common source stage, Common gate stage, Cascode stage. Differential stage: Single
ended and differential operation. Basic Differential Pair.
Unit II
Feedback Amplifiers:
Ideal feedback equation, Gain sensitivity, Effect of Negative Feedback on Distortion, Types of
Amplifiers. Feedback configurations: voltage-voltage, current-voltage, current-current, voltagecurrent feedback. Practical configurations and Effect of loading.
Unit III
Frequency response of Amplifiers:
Miller effect, Frequency response of Common source stage, Common gate stage, Cascode stage and
Differential pair. Noise in single stage Amplifiers: Common source stage, Common gate stage,
Cascode stage. Differential pair, Noise Bandwidth.
Unit IV
Operational Amplifier
Differential and common mode circuits, Op Amp CMRR requirements, Need for single and
multistage amplifiers, Effect of loading in differential stage. Performance Analysis: dc gain,
frequency response, noise, mismatch, slew rate of cascode and two stage OP Amps, Fully
Differential Op Amps- Common-Mode feedback, loop stability.
Unit V
Stability analysis and Frequency compensation
Basic Concepts, Instability and the Nyquist Criterion, Stability Study for a Frequency-Selective
Feedback Network, Root Locus: Effect of Pole Locations on Stability, multiple systems.
Frequency Compensation: Concepts and Techniques for Frequency Compensation Dominant
pole, Miller Compensation, Compensation of Miller RHP Zero, Nested Miller, Compensation of
two stage OP Amps.

Proceedings of the 29th Academic Council [26.4.2013]

249

Unit VI
Phase Locked Loops
Problem of Lock acquisition, Phase Detector, Basic PLL and its dynamics, Charge-pump PLL, Nonideal effects in PLL: PFD/CL non idealities, Jitter, Delay Locked Loop, Applications.
Textbooks :
1. Behzad Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, 2000.
2. Gray, Hurst, Lewis, and Meyer: Analysis and design of Analog Integrated Circuits, (4/e), John
Wiley & Sons.
Reference Books
1. Phillip E. Allen and Douglas R. Holberg, CMOS Analog Circuit Design, (Second Edition)
Oxford University Press, February 2002.
2. David Johns and Ken Martin, Analog Integrated Circuit Design, John Wiley & Sons, Inc.,
1997
Mode of Evaluation:

CAT- I & II, Assignments/ Quiz, Term End Examination.

Analog IC Design Lab

List of Experiments with CADENCE
Study of DC and small signal models of a MOS Transistor
Design of MOS current sources and mirrors
Design of single stage amplifiers (CS, CG and CD)
Design of a MOS Differential amplifier with an active load
Design of a cascode amplifier with current mirror
Post-layout simulation of MOS current mirrors
Post-layout simulation of single stage amplifiers
Post-layout simulation of Differential amplifiers
Analysis and design of a 2-stage CMOS Op-Amp
Design of a 2-stage CMOS Comparator
Design and simulation of a CMOS Voltage Controlled Oscillator (VCO)
Design of a CMOS Operational Trans-conductance Amplifier (OTA)
Mode of Evaluation:

Continuous Assignments/ Quiz/ Project work, Term End Examination.

Proceedings of the 29th Academic Council [26.4.2013]

250