Beruflich Dokumente
Kultur Dokumente
Transmitter
Ahmed Hechri
Laboratory EE, FSM, Av Ibn ElJazzar, 5019
Monastir, Tunisia
Email: ahmed.hechri@enim.rnu.tn
I.
Mtibaa Abdellatif
Laboratory EE, FSM, Av Ibn ElJazzar, 5019
Monastir, Tunisia
Email: abdellatif.mtibaa@enim.rnu.tn
OFDM TRANSMITTER
INTRODUCTION (HEADING 1)
Video
Encoder
Audio
Encoder
OFDM MODULATOR
M
U
X
Encoder
Interleaver
Mapper
IFFT
Prefix
Amplifier
Data
A. System description
As shown in figure 1 the encoded data is sent to the
interleaver block that decorrelates and spreads adjacent data
over many subcarriers. The data is then passed to a modulation
mapper, which is commonly Phase Shift Keyed (PSK) or
Quadrature Amplitude Modulation (QAM) depending on the
type of communication system. The modulator thus
concurrently and separately modulates a set of tones in the
OFDM spectrum. The output of the modulator is then
converted from serial to parallel form and the complex
frequency domain data is thus transformed to time domain
using Inverse Fast Fourier Transform (IFFT). The time varying
data is then cyclically extended with a cyclic prefix to reduce
inter-symbol interference between successive OFDM symbols.
B. System Model
The OFDM system was modeled using Matlab Simulink to
allow various parameters of the system to be varied and tested,
including those established by the DVB-T standard. The aim of
doing the simulations was to measure the performance of
OFDM under different channel conditions, and to allow for
different OFDM configurations to be tested. The model can be
seen in figure 2.
B.
Mapper
III.
I
QPSK
BPSK
I
16QAM
A. Inerleaver
The interleaving block is used to provide robustness against
burst errors. These interleavers accept symbols in blocks and
perform identical permutations over each block of data based
on the equations described in [2]. Many proposed designs of
this block are based on a RAM where the data is written in
row order, and then read in column order [4]. However, this
technique will consume a lot of multiplexers, as well as the
need to have RAMs with different sizes according to the
interlever size. Therefore, in this work we have proposed a
new design based on utilizing lookup tables; those were
implemented as small read only memories (ROM). One ROM
was generated for each interleaver size required. The
following list shows an example of the permutation indexes
used to define a ROM in VHDL code.
BPSK ROM
(2*16bits)
1 bit
Input
16 bits
QAM-4 ROM
(4*16 bits)
2 bits
4 bits
QAM-16 ROM
(16*16 bits)
16 bits
16 bits
QAM-64 ROM
(64*16 bits)
I
Q
16 bits
6 bits
2 bits
Modulation index
The input grouped bits are used to index these ROMs and
obtain the corresponding I/Q pair. The representation of these I
and Q values is based on a fixed point representation with 16
bits width and a 12 bits as a fractional part.
C. IFFT
The Inverse Fast Fourier Transform (IFFT) transforms the
signals from the frequency domain to the time domain. The
discrete-time representation of the signal using N sub-carriers,
is given in equation 1:
1
x (n ) =
N
N 1
IV.
X ( k )W
nk
N
0 n N 1
(1)
k =0
Where
W N = e j 2 / N
Input
R
A
M
(2)
Computing
Unit
(butterfly)
R
A
M
Ouput
Number of
subcarries
ROM
Control
IMPLEMENTATION RESULTS
256
Fast Fourrier
Transform
Cyclic prefix
lenght
Subcarrier
modulation
256
13 samples
QPSK
A. Simulation result
Hardware architecture for the proposed design was
developed, realized in VHDL. The realized architectures was
tested and validated by comparing outputs generated by a
hardware simulation using Modelsim to the expected outputs
generated using MATLAB. Results show that VHDL design
and Matlab design perform exactly the same algorithm.
Examples of simulation result are given in figures 6 and 7.
Dual port
Memory
N symbols
(1)
(N +L ) symbols
Dual port
Memory
(1)
Control Unit
Figure 8. Simulation results of mapper block.
Figure 6. Cyclic extension internal architecture
[4]
B. Synthesis result
The synthesis results for each block within the transmitter
are summarized in Table 2 with the required numbers of slices
and BRAMs. The model was targeted to a Virtex II Pro
XC2PV30, the synthesis results from Table I show that the
FPGAs have been adapted very well to the design of the
OFDM transmitter. Indeed all mentioned modules require
around 15% of the available slices and 4% of available blocks
RAMs.
TABLE II. FPGA RESOURCES USED IN THE IMPLEMENTATION OF THE
TRANSMITTER
Resources
Used
resources
Available
resource
Occupation
%
Slices
2056
13696
15%
BRAMs
136
4%
CONCLUSION
REFERENCES
[1]
[2]
[3]
[5]