Sie sind auf Seite 1von 2

Birla Institute of Technology & Science, Pilani

Work-Integrated Learning Programmes Division


Second Semester 2010-2011
Course Handout
Course No.

: ES ZC261

Course Title

: Digital Electronics & Microprocessors

Course Description
Binary logic gates; logic circuits; Boolean algebra and K-map simplification; number systems and code;
arithmetic logic units; flipflops; registers and counters; introduction to microprocessors; architecture;
instruction set and programming; memory and I/O interfacing; examples of system design.
Scope and Objectives
The course aims at teaching students the fundamentals of Digital electronics & Digital Systems Design. It
also covers 8-bit microprocessor architecture, Programming and interfacing of memory and I/O. Using these
concepts the students will be able to design microprocessor based systems for different applications.

Prescribed Text Books


T1

Mano, M. Morris, Michael D. Ciletti, Digital Design, Pearson Education, 4th Ed., 2006.

T2

Gaonkar, Ramesh S., Microprocessor Architecture Programming and Applications with 8085, Penram
Int., 5th Ed., 2003.

Reference Book
R1. Enoch Hwang, Digital Logic and Microprocessor Design with VHDL, Thomson, 2007.

ES ZC261

Course Handout

Second Semester 2010-2011

Plan of Self Study


Week No.
Topic
1
2

Page 2

Chapter Reference

Logic gates and Boolean algebra


Gate-level minimization & K-Map

T1 Ch. 2
T1-Ch. 3.1-3.3,
3.5-3.10
3&4
Combinational Logic: Adder, Multiplexers, DeT1-Ch. 4.1-4.6,
multiplexers, Decoders, Encoders etc.
4.9-4.11
5,6 & 7
Sequential Logic : Flip-flops, Registers, Counters,
T1-Ch. 5.1-5.5, 5.7-5.8
Sequential Circuit Design
6.1-6.5
8
Microprocessor fundamentals
T2-Ch.1
Architecture Pinout and Microcomputer systems
T2-Ch.3.1, 4.1
Syllabus for Mid-Semester Test (Closed Book): Topics in Week No. 1 to 8
9 & 10
Programming of 8085
T2-Ch.2, 6,7,8,9, 10
11
I/O, Memory Timing and Interfacing
T2-Ch.3.2, 3.3, 4.3, 17.3
12
Data transfer schemes, Interrupts
T2-Page 371-374,
T2-Ch.12
13,14,15
Programmable peripheral devices such as 8255, 8254
T2-Ch.4, 15.1-15.4
(8253)
16
System design examples
T2-Ch.17.1, 17.2, 17.417.6
Syllabus for Comprehensive Exam (Open Book) : All topics given in the Plan of Self Study.
Evaluation Scheme:
EC
Evaluation Component &
No.
Type of Examination
EC-1 Mid-Semester Test
(Closed Book)*
EC-2 Comprehensive Exam
(Open Book)*

Duration

Weightage

2 Hours

40%

3 Hours

60%

Day, Date, Session,Time


Sunday, 06/02/2011 (AN)*
2 PM 4 PM
Sunday, 03/04/2011 (AN)*
2 PM 5 PM

* Legend:
AN: AfterNoon Session; FN: ForeNoon Session
Closed Book Test: No reference material of any kind will be permitted inside the exam hall.
Open Book Exam: Use of any printed / written reference material (books and notebooks) will be permitted inside the
exam hall. Loose sheets of paper will not be permitted. Computers of any kind will not be allowed inside the exam hall.
Use of calculators will be allowed in all exams. No exchange of any material will be allowed.

Note:
It shall be the responsibility of the individual student to be regular in maintaining the self study schedule as given in the
course handout, attend the online/on demand lectures as per details that would be put up in the BITS WILP website
www.bits-pilani.ac.in/dlp-home and take all the prescribed components of the evaluation such as Mid Semester Test
and Comprehensive Examination according to the Evaluation Scheme given in the respective Course Handout. If the
student is unable to appear for the Regular Test/Examination due to genuine exigencies, the student must refer to the
procedure for applying for Make-up Test/Examination, which will be available through the Important Information
link on the BITS WILP website on the date of the Regular Test/Examination. The Make-up Tests/Exams will be
conducted only at selected exam centres on the dates to be announced later.

Instructor-in-Charge

Das könnte Ihnen auch gefallen