Beruflich Dokumente
Kultur Dokumente
Features Description
n Fully Enhances N-Channel Power MOSFETs The LTC1154 single high side gate driver allows using low
n 8A IQ Standby Current cost N-channel FETs for high side switching applications. An
n 85A IQ ON Current internal charge pump boosts the gate drive voltage above
n No External Charge Pump Capacitors the positive rail, fully enhancing an N-channel MOS switch
n 4.5V to 18V Supply Range with no external components. Micropower operation, with
n Short-Circuit Protection 8A standby current and 85A operating current, allows
n Thermal Shutdown via PTC Thermistor use in virtually all systems with maximum efficiency.
n Status Output Indicates Shutdown
n
Included on chip is programmable overcurrent sensing.
Available in 8-Pin SOIC and PDIP Packages
A time delay can be added to prevent false triggering on
high inrush current loads. An active high shutdown input
Applications is also provided and interfaces directly to a standard PTC
thermistor for thermal shutdown. An open-drain output
n Laptop Computer Power Switching
is provided to report switch status to the P. An active
n SCSI Termination Power Switching
n
low enable input is provided to control multiple switches
Cellular Telephone Power Management
n
in banks.
Battery Charging and Management
n High Side Industrial and Automotive Switching The LTC1154 is available in both 8-pin DIP and 8-pin
n Stepper Motor and DC Motor Control SOIC packages.
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
Typical Application
Ultralow Voltage Drop High Side Switch with Standby Supply Current
Short-Circuit Protection 50
5V VIN = 0V
45
TJ = 25C
51k 0.036* 2.7A MAX 40
IN VS
SUPPLY CURRENT (A)
0.1F** 35
200k** 30
P EN DS
25
LTC1154
IRLR024 20
STATUS G
15
GND SD 10
5V
LOAD 5
0
LTC1154 TA01
0 5 10 15 20
ALL COMPONENTS SHOWN ARE SURFACE MOUNT. SUPPLY VOLTAGE (V)
* IMS026 INTERNATIONAL MANUFACTURING SERVICE, INC. (401) 683-9700 LTC1153 TA02
1154fc
Pin Configuration
TOP VIEW TOP VIEW
IN 1 8 VS IN 1 8 VS
EN 2 7 DS EN 2 7 DS
STATUS 3 6 G STATUS 3 6 G
GND 4 5 SD GND 4 5 SD
N8 PACKAGE S8 PACKAGE
8-LEAD PLASTIC DIP 8-LEAD PLASTIC SOIC
TJMAX = 100C, JA = 130C/W TJMAX = 100C, JA = 150C/W
Electrical Characteristics
The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25C. VS = 4.5V to 18V, TA = 25C, VEN = 0V, VSD = 0V unless otherwise noted.
SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
VS Supply Voltage l 4.5 18 V
IQ Quiescent Current OFF VS = 5V, VIN = 0V 8 20 A
Quiescent Current ON VS = 5V, VIN = 5V 85 120 A
Quiescent Current ON VS = 12V, VIN = 5V 180 400 A
VINH Input High Voltage l 2 V
1154fc
1154fc
VGATE VS (V)
30 600 16
25 500 14
20 400 12
15 300 10
10 200 8
5 100 6
0 0 0
0 5 10 15 20 0 5 10 15 20 0 5 10 15 20
SUPPLY VOLTAGE (V) SUPPLY VOLTAGE (V) SUPPLY VOLTAGE (V)
LTC1154 TPC01 LTC1154 TPC02
LTC1154 TPC03
Input Threshold Voltage Drain Sense Threshold Voltage Low Side Gate Voltage
2.4 150 30
DRAIN SENSE THRESHOLD VOLTAGE (mV)
2.2 140 27
INPUT THRESHOLD VOLTAGE (V)
2.0 130 24
1.8 120 21
VON
1.6 110 VGATE (V) 18
1.4 VOFF 100 15
1.2 90 12
1.0 80 9
0.8 70 6
0.6 60 3
0.4 50 0
0 5 10 15 20 0 5 10 15 20 0 2 4 6 8 10
SUPPLY VOLTAGE (V) SUPPLY VOLTAGE (V) SUPPLY VOLTAGE (V)
LTC1154 TPC04 LTC1154 TPC05 LTC1154 TPC06
600 30 30
500 25 25
400 20 20
VGS = 5V
300 15 15
200 10 10
VGS = 2V
100 5 5
0 0 0
0 5 10 15 20 0 5 10 15 20 0 5 10 15 20
SUPPLY VOLTAGE (V) SUPPLY VOLTAGE (V) SUPPLY VOLTAGE (V)
LTC1153 TPC07 LTC1154 TPC08 LTC1154 TPC09
1154fc
2.0 4.0
Pin Functions
IN and SD (Pins 1, 5): Input and Shutdown Pins. The EN (Pin 2): ENABLE Input Pin. The ENABLE input can be
LTC1154 input pin is active high and activates all of the used to enable a number of LTC1154 high side switches
protection and charge pump circuitry when switched ON. in banks or to provide a secondary means of control. It
The shutdown pin is designed to immediately disable the can also act as an inverting input. The ENABLE input is
switch if a secondary fault condition (over temperature, etc.) a high impedance CMOS gate with ESD clamp diodes to
is detected. The LTC1154 logic and shutdown inputs are ground and supply and therefore should not be forced be-
high impedance CMOS gates with ESD protection diodes yond the power supply rails. This pin should be grounded
to ground and supply and therefore should not be forced when not in use.
beyond the power supply rails. The shutdown pin should
be connected to ground when not in use.
1154fc
Block Diagram
DRAIN
ANALOG SECTION SENSE
VS
SHUTDOWN
10s TTL-TO-CMOS SHUTDOWN
COMP CONVERTER
LOW STANDBY DELAY
100mV
CURRENT
REFERENCE
REGULATOR
GATE CHARGE
AND DISCHARGE GATE
CONTROL LOGIC
ANALOG DIGITAL
R
INPUT
TTL-TO-CMOS VOLTAGE LATCH
INPUT OSCILLATOR FAST/SLOW
CONVERTER REGULATORS ONE
S AND CHARGE GATE CHARGE
SHOT
PUMP LOGIC
ENABLE
GND
FAULT DETECTION
STATUS AND STATUS
OUTPUT DRIVER
LTC1154 BD01
1154fc
Operation
The LTC1154 is a single micropower MOSFET driver with pump logic is not coupled into the 100mV reference or
built-in protection, status feedback and gate charge pump. the analog comparator.
The LTC1154 consists of the following functional blocks:
Gate Charge Pump
TTL and CMOS Compatible Inputs
Gate drive for the MOSFET switch is produced by an adap-
The LTC1154 input and shutdown input have been designed tive charge pump circuit which generates a gate voltage
to accommodate a wide range of logic families. Both in- substantially higher than the power supply voltage. The
put thresholds are set at about 1.3V with approximately charge pump capacitors are included on chip and there-
100mV of hysteresis. fore no external components are required to generate the
gate drive.
A low standby current voltage regulator provides continu-
ous bias for the TTL-to-CMOS converter. The TTL-to-CMOS
Drain Current Sense
converter output enables the rest of the circuitry. In this
way the power consumption is kept to a minimum in the The LTC1154 is configured to sense the current flow-
standby mode. ing into the drain of the power MOSFET in a high side
application. An internal 100mV reference is compared
ENABLE Input to the drop across a sense resistor (typically 0.002 to
0.10) in series with the drain lead. If the drop across
The ENABLE input is CMOS compatible and inhibits the
this resistor exceeds the internal 100mV threshold, the
input signal whenever it is held logic high. This input
input latch is reset and the gate is quickly discharged via
should be grounded when not in use.
a large N-channel transistor.
Internal Voltage Regulation
Controlled Gate Rise and Fall Times
The output of the TTL-to-CMOS converter drives two
When the input is switched ON and OFF, the gate is charged
regulated supplies which power the low voltage CMOS
by the internal charge pump and discharged in a controlled
logic and analog blocks. The regulator outputs are isolated
manner. The charge and discharge rates have been set to
from each other so that the noise generated by the charge
1154fc
Applications Information
MOSFET and Load Protection stored energy to ground. Many inductive loads have these
diodes included. If not, a diode of the proper current rating
The LTC1154 protects the power MOSFET switch by
should be connected across the load, as shown in Figure
removing drive from the gate as soon as an overcurrent
2, to safely divert the stored energy.
condition is detected. Resistive and inductive loads can
be protected with no external time delay in series with the 12V
drain sense pin. Lamp loads, however, require that the +
100F
overcurrent protection be delayed long enough to start the IN VS 0.036
nected directly across the inductor to safely divert the Figure 2. Protecting Inductive Loads
1154fc
STATUS G
R1 R2 Figure 4. Lamp Driver with Delayed Protection
100k 100k
MTP3055E
GND SD
C1
OUT
Selecting RD and CD
0.33F
15V Figure 5 is a graph of normalized overcurrent shutdown
+ CLOAD
100F
time versus normalized MOSFET current. This graph is
used to select the two delay components, RD and CD,
LTC1154 F03
which make up a simple RC delay between the drain sense
Figure 3. Powering Large Capacitive Loads resistor and the drain sense input.
The RC network, RD and CD, in series with the drain sense 10
input should be set to trip based on the expected char-
OVERCURRENT SHUTDOWN TIME (1 = RC)
is less than 100mA and does not false-trigger the drain Figure 5. Overcurrent Shutdown Time vs MOSFET Current
sense circuitry which is set at 2.7A with a 1ms delay.
1154fc
To reduce the amount of time that the power MOSFET is Figure 7. Reverse Battery Protection
in a short-circuit condition, bypass the delay resistor
with a small signal diode as shown in Figure 6. The diode Since the LTC1154 draws very little current while in normal
will engage when the drop across the drain sense resistor operation, the drop across the ground resistor is minimal.
exceeds about 0.7V, providing a direct path to the sense pin The 5V P (or control logic) is protected by the 10k resis-
and dramatically reducing the amount of time the MOSFET tors in series with the input and status pins.
is in an overload condition. The drain sense resistor value
Current Limited Power Supplies
12V
+ The LTC1154 requires at least 3.5V at the supply pin to
IN VS
100F
1N4148 ensure proper operation. It is therefore necessary that the
0.036
0.01F
supply to the LTC1154 be held higher than 3.5V at all times,
100k
EN DS even when the output of the switch is short circuited to
LTC1154 ground. The output voltage of a current limited regulator
STATUS G IRF530 may drop very quickly during short-circuit and pull the
15V
supply pin of the LTC1154 below 3.5V before the shutdown
GND SD
circuitry has had time to respond and remove drive from
LOAD
the gate of the power MOSFET. A supply filter should be
LTC1154 F06
5V/2A
>7V
Figure 6. Using a Speed-Up Diode + REGULATOR +
100F *20 10F 0.1
1154fc
Typical Applications
High Side Driver with Thermal Shutdown High Side Driver with Overvoltage Shutdown
5V 6V 5V 4.75V TO 5.25V
+ +
100F 10F
IN VS IN VS
100
P OR P OR
CONTROL EN DS CONTROL EN DS
LOGIC LOGIC
LTC1154 LTC1154 5.6V
STATUS G IRLZ24 STATUS G IRLD024
30k
GND SD GND SD
PTC 6V 5V
THERMISTOR LOAD LOAD
*RL3006-50-100-25-PT0 KEYSTONE (100C)* SWITCH IS SHUTDOWN WHEN VS > 5.7V
LTC1154 TA03 LTC1154 TA05
A 51k pull-up resistor should be connected between Status Output and 5V Logic Supply.
High Side Driver with Undervoltage Shutdown 24V to 28V High Side Switch with Thermal Shutdown
5V 24V TO 28V
+ +
100F 10k 100F 3k
1N4148*
+ +
5V 1F** 5V 18V 10F
IN VS 2N2907 IN VS
P OR P OR
CONTROL EN DS CONTROL EN DS
LOGIC LOGIC
LTC1154 LTC1154
STATUS G IRLZ24 STATUS G MTP12N06
200k
GND SD GND SD
PTC
6V 24V TO 28V
THERMISTOR
10k LOAD LOAD
*OPTIONAL IF SUPPLY VOLTAGE LESS THAN 6V. (100C)*
* KEYSTONE RL2006-100-100-30-PT.
**CAPACITOR CHARGED TO SUPPLY VOLTAGE. MOUNT ON MOSFET OR LOAD HEAT SINK
SHUTDOWN OCCURS WHEN SUPPLY VOLTAGE LTC1154 TA06
1154fc
2 0.02
+
5V 18V 10F 5V
IN VS 6.2k IN VS 10k
0.01F 1N4148
P OR P OR
CONTROL EN DS 1N4148 CONTROL EN DS
LOGIC LOGIC MTD3055E
LTC1154 LTC1154
TO 12V
STATUS G MTP15N06E STATUS G
LOAD
15V
200k
GND SD GND SD
PTC 1N4001
24V TO 28V
THERMISTOR
LOAD
(100C)*
* KEYSTONE RL2006-100-100-30-PT. COIL CURRENT LIMITED TO 350mA.
MOUNT ON MOSFET OR LOAD HEAT SINK. CONTACT CURRENT LIMITED TO 5A.
IQ(OFF) = 60A, IQ(ON) = 1mA. LTC1154 TA07 LTC1154 TA08
A 51k pull-up resistor should be connected between Status Output and 5V Logic Supply.
4-CELL +
BATTERY 100F
PACK 0.036
5V
IN VS
P OR 1N4148 IRLR024
CONTROL EN DS
LOGIC 200pF
LTC1154
100k 100k
STATUS G 10k 1
8 3
0.22F 5V/2A
LT1431
GND SD 7 4 + 470F
6 5 ESR < 0.5
LTC1154 TA09
1154fc
IN VS
100
+
470F
EN DS
LTC1154
STATUS G IRLR024
15V
GND SD OUTPUT 1
IN VS
5V
EN DS
51k LTC1154
STATUS G IRLR024
15V
GND SD OUTPUT 2
P OR
CONTROL
LOGIC IN VS
EN DS
LTC1154
STATUS G IRLR024
15V
GND SD OUTPUT 3
IN VS
EN DS 120k
LTC1154
STATUS G IRLR024
15V
GND SD OUTPUT 4
PTC
15V THERMISTOR
(100C)*
*KEYSTONE RL2006-100-100-30-PT.
MOUNT ON COMMON HEAT SINK. LTC1154 TA10
1154fc
+ 5
47F 10k 1N4148 + VIN
10.72k
150F 4 1%
VSW
ON/OFF IN VS LT1070 2
0.22F FB
1N4148 GND V
51k EN DS C
3 1 1.24k
LTC1154
100k 100k 1%
STATUS STATUS G 1k
0.1F
GND SD 1F
LTC1154 TA11
1F 12V
GND SD 12V/1A
+
0.22F 47F
LTC1154 TA12
1154fc
N Package
8-Lead PDIP (Narrow .300 Inch)
(Reference LTC DWG # 05-08-1510 Rev I)
.400*
(10.160)
MAX
8 7 6 5
.255 .015*
(6.477 0.381)
1 2 3 4
.065
(1.651)
.008 .015 TYP
(0.203 0.381) .120
(3.048) .020
+.035 MIN (0.508)
.325 .015
MIN
( )
.100 .018 .003
+0.889 (2.54)
8.255 (0.457 0.076) N8 REV I 0711
0.381
BSC
NOTE:
INCHES
1. DIMENSIONS ARE
MILLIMETERS
*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)
1154fc
S8 Package
8-Lead Plastic Small Outline (Narrow .150 Inch)
(Reference LTC DWG # 05-08-1610 Rev G)
.189 .197
.045 .005 (4.801 5.004)
.050 BSC NOTE 3
8 7 6 5
.245
MIN .160 .005
.150 .157
.228 .244
(3.810 3.988)
(5.791 6.197)
NOTE 3
.030 .005
TYP
1 2 3 4
RECOMMENDED SOLDER PAD LAYOUT
.010 .020
45 .053 .069
(0.254 0.508)
(1.346 1.752)
.004 .010
.008 .010
0 8 TYP (0.101 0.254)
(0.203 0.254)
.016 .050
.014 .019 .050
(0.406 1.270)
(0.355 0.483) (1.270)
NOTE: TYP BSC
INCHES
1. DIMENSIONS IN
(MILLIMETERS)
2. DRAWING NOT TO SCALE
3. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm) SO8 REV G 0212
1154fc
1154fc
17
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no representa-
For more
tion that the interconnection information
of its circuits www.linear.com/LTC1154
as described herein will not infringe on existing patent rights.
LTC1154
Typical Applications
Auto-Reset High Side Switch with Overcurrent and Overcurrent Temperature Shutdown
12V
+
RT 100F
1M
1M**
0.036
ON/OFF IN VS
EN DS
+ LTC1154
CT
100F** STATUS G MTP12N06
VN2222LL 18V
200k
GND SD
PTC 12V
THERMISTOR LOAD
(100C)*
*KEYSTONE RL2006-100-100-30-PT.
**AUTO-RESET PERIOD 800ms WITH COMPONENTS SHOWN LTC1154 TA13
SCSI Termination Power Switch with 1A Overcurrent Shutdown, Auto-Reset and Load Soft-Start
1N5817
0.1 MTD3055EL
5V 4.25V/1A
+ +
1M 1M 100F 20 10F
10k 1N4148
ON/OFF IN VS
+
47F
0.1F
1N4148
EN DS
LTC1154
+ 100k 100k
1F STATUS G
VN2222LL
GND SD 0.22F
LTC1154 TA14
Related Parts
PART NUMBER DESCRIPTION COMMENTS
LTC4440/LTC4440-5 High Speed, High Voltage High Side Gate Driver Up to 80V Supply Voltage, 8V VCC 15V, 2.4A Peak Pull-Up/1.5
Peak Pull-Down
LTC4441/LTC4441-1 N-Channel MOSFET Gate Driver Up to 25V Supply Voltage, 5V VCC 25V, 6A Peak Output Current
LT1910 Protected High Side Gate Driver Up to 48V Supply Voltage, Short Circuit Protected
LTC4446 High Voltage Synchronous N-Channel MOSFET Up to 100V Supply Voltage, 7.2V VCC 13.5V, 3A Peak Pull-Up/0.55
Driver without Shoot Thru Protection Peak Pull-Down
LTC4444/LTC4444-5 High Voltage Synchronous N-Channel MOSFET Up to 100V Supply Voltage, 4.5V/7.2V VCC 13.5V, 3A Peak Pull-Up/
Driver with Shoot Thru Protection 0.55 Peak Pull-Down
LTC4442/LTC4449 High Speed Synchronous N-Channel MOSFET Up to 38V Supply Voltage, 4.5V/6V VCC 9.5V, 3.2A Peak Pull-Up/
Driver 4.5A Peak Pull-Down
1154fc